4 stage, in-order, secure RISC-V core based on the CV32E40P
☆160Oct 31, 2024Updated last year
Alternatives and similar repositories for cv32e40s
Users that are interested in cv32e40s are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆88Apr 1, 2026Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- ☆265Dec 22, 2022Updated 3 years ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- RISC-V System on Chip Template☆163May 21, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆62Apr 3, 2026Updated 2 months ago
- Simple runtime for Pulp platforms☆52Jun 8, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆91Feb 5, 2026Updated 4 months ago
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆341Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week