4 stage, in-order, secure RISC-V core based on the CV32E40P
☆156Oct 31, 2024Updated last year
Alternatives and similar repositories for cv32e40s
Users that are interested in cv32e40s are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆197Feb 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆341Feb 13, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated 2 weeks ago
- VeeR EL2 Core☆323Mar 12, 2026Updated 2 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆193Mar 17, 2026Updated last week
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 7 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆261Dec 22, 2022Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Mar 10, 2026Updated 2 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 3 weeks ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆251Mar 20, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 20, 2026Updated last week
- ☆665Updated this week