openhwgroup / cv32e40sLinks
4 stage, in-order, secure RISC-V core based on the CV32E40P
☆150Updated 9 months ago
Alternatives and similar repositories for cv32e40s
Users that are interested in cv32e40s are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆108Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- RISC-V System on Chip Template☆159Updated last week
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated last week
- RISC-V Processor Trace Specification☆192Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- ☆88Updated 5 months ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆74Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated last week
- ☆148Updated last year
- Simple runtime for Pulp platforms☆49Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆303Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated last week
- ☆89Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆110Updated last month