4 stage, in-order, secure RISC-V core based on the CV32E40P
☆161Oct 31, 2024Updated last year
Alternatives and similar repositories for cv32e40s
Users that are interested in cv32e40s are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆89Apr 1, 2026Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Jun 15, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 3 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- VeeR EL2 Core☆341Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Debug Support for our PULP RISC-V Cores☆314Jun 26, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated last month
- ☆272Dec 22, 2022Updated 3 years ago
- Common SystemVerilog components☆764Updated this week
- RISC-V System on Chip Template☆163May 21, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Jun 26, 2026Updated last week
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated last month
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆64Jun 19, 2026Updated 2 weeks ago
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Jun 26, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆276Jun 16, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 2 months ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Jun 25, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week