riscv / riscv-fast-interruptView external linksLinks
Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
☆286Updated this week
Alternatives and similar repositories for riscv-fast-interrupt
Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below
Sorting:
- PLIC Specification☆150Feb 6, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- RISC-V Processor Trace Specification☆205Feb 6, 2026Updated last week
- ☆148Feb 29, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- Working Draft of the RISC-V J Extension Specification☆193Dec 23, 2025Updated last month
- ☆99Feb 6, 2026Updated last week
- ☆650Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 5, 2026Updated last week
- ☆89Aug 26, 2025Updated 5 months ago
- RISC-V IOMMU Specification☆146Updated this week
- ☆32Feb 6, 2026Updated last week
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Updated this week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 4 months ago
- Fork of OpenOCD that has RISC-V support☆508Oct 9, 2025Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- Documentation for the RISC-V Supervisor Binary Interface☆452Feb 6, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆403Mar 8, 2024Updated last year
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Sail RISC-V model☆667Updated this week
- ☆42Jan 14, 2022Updated 4 years ago
- ☆38Jul 9, 2024Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆111Sep 24, 2025Updated 4 months ago
- RISC-V Architecture Profiles☆173Updated this week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- RISC-V Assembly Programmer's Manual☆1,606Updated this week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- RISC-V Packed SIMD Extension☆157Feb 5, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago