Alternatives and similar repositories for riscv-fast-interrupt:

Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below

• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆168Updated last month
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 11 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆469Updated 3 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆238Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 2 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆137Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated 2 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆204Updated 2 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆208Updated 10 months ago
• riscv-non-isa / riscv-arch-test
  ☆534Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆147Updated last week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆155Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆139Updated 2 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆102Updated last month
• riscv / riscv-CMOs
  ☆83Updated 2 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆304Updated 7 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆176Updated 6 months ago
• SpinalHDL / NaxRiscv
  ☆272Updated last week
• riscv-ovpsim / imperas-riscv-tests
  ☆167Updated last year
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆280Updated 3 weeks ago
• riscv / riscv-aia
  ☆85Updated 2 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆222Updated 2 years ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆259Updated this week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆333Updated 7 months ago
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆215Updated 3 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• riscv-software-src / riscof
  ☆70Updated 3 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆127Updated last week