riscv/riscv-fast-interrupt external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-fast-interrupt

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-fast-interrupt)

Close

riscv / riscv-fast-interruptView on GitHubMore

• External links
• Readme badge

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)

☆299Jul 24, 2026Updated this week

Alternatives and similar repositories for riscv-fast-interrupt

Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆154Updated this week
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆520Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆218Updated this week
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆195Mar 6, 2026Updated 4 months ago
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆316Updated this week
• GPUs on demand by Runpod - Special Offer Available • Ad
  Run AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆228Jan 11, 2026Updated 6 months ago
• riscv / riscv-aia

  View on GitHub
  ☆105Updated this week
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆165Updated this week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Updated this week
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆756Updated this week
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆72Updated this week
• riscv-non-isa / riscv-iopmp

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆40Updated this week
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Jul 20, 2026Updated last week
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• openhwgroup / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆275Nov 6, 2024Updated last year
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,267May 29, 2026Updated last month
• riscvarchive / riscv-aclint

  View on GitHub
  ☆43Jan 14, 2022Updated 4 years ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• openhwgroup / core-v-cores

  View on GitHub
  CORE-V Family of RISC-V Cores
  ☆364Mar 31, 2026Updated 3 months ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆519Jul 17, 2026Updated last week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆741Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆706Oct 2, 2025Updated 9 months ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆219Mar 20, 2024Updated 2 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• riscv / riscv-spmp

  View on GitHub
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆23Jul 1, 2026Updated 3 weeks ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆192Updated this week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆91Aug 26, 2025Updated 11 months ago
• pulp-platform / common_cells

  View on GitHub
  Common SystemVerilog components
  ☆769Updated this week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆414Mar 7, 2026Updated 4 months ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,638Updated this week
• pulp-platform / pulp_cluster

  View on GitHub
  The multi-core cluster of a PULP system.
  ☆114Jul 17, 2026Updated last week
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Apr 16, 2026Updated 3 months ago
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆703Jul 17, 2026Updated last week
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• rsd-devel / rsd

  View on GitHub
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,189Jul 15, 2026Updated last week
• embench / embench-rt

  View on GitHub
  Benchmark suite for real-time behavior, including interrupt latency and context switching times
  ☆15Oct 20, 2021Updated 4 years ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆478Updated this week
• openhwgroup / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆624Updated this week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆176Updated this week
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆161Oct 31, 2024Updated last year
• riscv / riscv-security-model

  View on GitHub
  RISC-V Security Model
  ☆38Updated this week