riscv/riscv-fast-interrupt external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-fast-interrupt

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-fast-interrupt)

Close

riscv / riscv-fast-interruptView on GitHubMore

• External links
• Readme badge

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)

☆302Oct 28, 2026Updated last week

Alternatives and similar repositories for riscv-fast-interrupt

Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆158Jul 20, 2026Updated 3 months ago
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆530Aug 26, 2026Updated 2 months ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆225Oct 23, 2026Updated last week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Updated this week
• riscv-non-isa / riscv-iopmp

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆42Oct 27, 2026Updated last week
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆332Sep 15, 2026Updated last month
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆172Updated this week
• riscv / riscv-aia

  View on GitHub
  ☆109Jul 20, 2026Updated 3 months ago
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆198Mar 6, 2026Updated 7 months ago
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆804Updated this week
• openhwfoundation / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆232Jan 11, 2026Updated 9 months ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆143Feb 29, 2024Updated 2 years ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆98Oct 5, 2026Updated 3 weeks ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆192Jul 21, 2026Updated 3 months ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆74Updated this week
• riscvarchive / riscv-aclint

  View on GitHub
  ☆43Jan 14, 2022Updated 4 years ago
• pulp-platform / iDMA

  View on GitHub
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆254Oct 26, 2026Updated last week
• openhwfoundation / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆738Updated this week
• openhwfoundation / core-v-cores

  View on GitHub
  CORE-V Family of RISC-V Cores
  ☆380Mar 31, 2026Updated 7 months ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆712Oct 2, 2025Updated last year
• openhwfoundation / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆163Oct 31, 2024Updated 2 years ago
• openhwfoundation / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,318Updated this week
• openhwfoundation / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆289Nov 6, 2024Updated last year
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆516Oct 12, 2026Updated 3 weeks ago
• pulp-platform / pulp_cluster

  View on GitHub
  The multi-core cluster of a PULP system.
  ☆123Oct 27, 2026Updated last week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆411Mar 7, 2026Updated 7 months ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆793Updated this week
• pulp-platform / common_cells

  View on GitHub
  Common SystemVerilog components
  ☆814Sep 18, 2026Updated last month
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆221Mar 20, 2024Updated 2 years ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆484Jul 21, 2026Updated 3 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆90Aug 26, 2025Updated last year
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆122Sep 24, 2025Updated last year
• End-to-end encrypted cloud storage - Proton Drive • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
• ultraembedded / biriscv

  View on GitHub
  32-bit Superscalar RISC-V CPU
  ☆1,329Sep 18, 2021Updated 5 years ago
• openhwfoundation / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆648Updated this week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆887Oct 14, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Oct 5, 2026Updated 3 weeks ago
• rsd-devel / rsd

  View on GitHub
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,214Updated this week
• riscv-non-isa / riscv-nexus-trace

  View on GitHub
  RISC-V Nexus Trace TG documentation and reference code
  ☆63Jul 21, 2026Updated 3 months ago
• chipsalliance / rocket-chip-blocks

  View on GitHub
  RTL blocks compatible with the Rocket Chip Generator
  ☆17Mar 30, 2025Updated last year