Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
☆290Apr 7, 2026Updated last week
Alternatives and similar repositories for riscv-fast-interrupt
Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLIC Specification☆152Apr 8, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- RISC-V Processor Trace Specification☆215Apr 8, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- ☆148Feb 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- ☆99Mar 26, 2026Updated 2 weeks ago
- ☆32Apr 8, 2026Updated last week
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated 2 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 3, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CORE-V Family of RISC-V Cores☆348Mar 31, 2026Updated 2 weeks ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated 2 weeks ago
- ☆42Jan 14, 2022Updated 4 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- Sail RISC-V model☆691Updated this week
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 6 months ago
- RISC-V Proxy Kernel☆690Oct 2, 2025Updated 6 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆68Apr 7, 2026Updated last week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Mar 31, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆182Apr 8, 2026Updated last week
- ☆89Aug 26, 2025Updated 7 months ago
- Common SystemVerilog components☆733Updated this week
- RISC-V cryptography extensions standardisation work.☆409Mar 7, 2026Updated last month
- ☆38Mar 6, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,624Apr 2, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 2 weeks ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- Documentation for the RISC-V Supervisor Binary Interface☆467Apr 7, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- RISC-V Packed SIMD Extension☆165Apr 1, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year