Alternatives and similar repositories for riscv-fast-interrupt

Users that are interested in riscv-fast-interrupt are comparing it to the libraries listed below

• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆205Feb 6, 2026Updated last week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆294Feb 4, 2026Updated last week
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Jan 11, 2026Updated last month
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆193Dec 23, 2025Updated last month
• riscv / riscv-aia

  View on GitHub
  ☆99Feb 6, 2026Updated last week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• openhwgroup / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆258Nov 6, 2024Updated last year
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 5, 2026Updated last week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Updated this week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• openhwgroup / core-v-cores

  View on GitHub
  CORE-V Family of RISC-V Cores
  ☆327Feb 13, 2025Updated last year
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Updated this week
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆155Oct 31, 2024Updated last year
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,183May 26, 2025Updated 8 months ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆508Oct 9, 2025Updated 4 months ago
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆656Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆452Feb 6, 2026Updated last week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• pulp-platform / common_cells

  View on GitHub
  Common SystemVerilog components
  ☆706Feb 6, 2026Updated last week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆111Sep 24, 2025Updated 4 months ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• pulp-platform / pulp_cluster

  View on GitHub
  The multi-core cluster of a PULP system.
  ☆111Feb 2, 2026Updated last week
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• rsd-devel / rsd

  View on GitHub
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,149Dec 25, 2025Updated last month
• embench / embench-rt

  View on GitHub
  Benchmark suite for real-time behavior, including interrupt latency and context switching times
  ☆15Oct 20, 2021Updated 4 years ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Updated this week
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆624Apr 6, 2022Updated 3 years ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆157Feb 5, 2026Updated last week
• openhwgroup / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆569Oct 21, 2025Updated 3 months ago