Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆224Jan 11, 2026Updated 2 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Feb 12, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆507Updated this week
- Instruction Set Generator initially contributed by Futurewei☆305Oct 17, 2023Updated 2 years ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- VeeR EL2 Core☆321Mar 12, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆289Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- ☆259Dec 22, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- Common SystemVerilog components☆723Mar 11, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- ☆660Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago
- RISC-V Processor Trace Specification☆209Updated this week
- ☆88Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last month