openhwgroup / programs
Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆206Updated this week
Alternatives and similar repositories for programs:
Users that are interested in programs are comparing it to the libraries listed below
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- CORE-V Family of RISC-V Cores☆244Updated last month
- VeeR EL2 Core☆266Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆260Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆232Updated this week
- ☆279Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆247Updated 2 weeks ago
- RISC-V Processor Trace Specification☆174Updated last week
- RISC-V 32-bit microcontroller developed in Verilog☆168Updated 3 weeks ago
- RISC-V CPU Core☆317Updated 9 months ago
- The multi-core cluster of a PULP system.☆85Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- RISC-V System on Chip Template☆156Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- ☆230Updated 2 years ago
- ☆168Updated last year
- Verilog Configurable Cache☆173Updated 3 months ago
- RISC-V Torture Test☆183Updated 8 months ago
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆326Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- RISC-V Verification Interface☆85Updated last month