Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆229Jan 11, 2026Updated 6 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Jul 27, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- RISC-V Debug Specification Standard☆523Jul 21, 2026Updated 2 weeks ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆91Apr 1, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VeeR EL2 Core☆343Updated this week
- VeeR EH2 core☆274Jul 20, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆767Updated this week
- RISC-V Processor Trace Specification☆220Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆92Updated this week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,337Apr 3, 2026Updated 4 months ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,852Jul 10, 2026Updated last month