openhwgroup / programsLinks
Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆219Updated 5 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 2 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RISC-V CPU Core☆389Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- ☆245Updated 2 years ago
- ☆297Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆280Updated last week
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RISC-V Verification Interface☆107Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- ☆148Updated 2 years ago
- RISC-V Torture Test☆200Updated last year
- RISC-V System on Chip Template☆159Updated 2 months ago
- ☆190Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week