Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆224Jan 11, 2026Updated 4 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- CORE-V Family of RISC-V Cores☆352Mar 31, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆513Apr 8, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- VeeR EL2 Core☆338May 13, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆265Dec 22, 2022Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆294Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆86Apr 1, 2026Updated last month
- Common SystemVerilog components☆747May 7, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆481May 8, 2026Updated last week
- RISC-V Processor Trace Specification☆217May 12, 2026Updated last week
- ☆90Apr 21, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated 3 weeks ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated 2 weeks ago