openhwgroup / programsLinks
Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆219Updated 4 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- VeeR EL2 Core☆297Updated this week
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- ☆244Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆277Updated this week
- RISC-V Processor Trace Specification☆194Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- RISC-V CPU Core☆387Updated 3 months ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- RISC-V System on Chip Template☆159Updated last month
- ☆296Updated last week
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- ☆145Updated last year
- RISC-V Torture Test☆197Updated last year
- ☆189Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆415Updated 2 weeks ago
- RISC-V Verification Interface☆103Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- Generic Register Interface (contains various adapters)☆130Updated last month