Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆225Jan 11, 2026Updated 5 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆273Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Jun 15, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆313Apr 1, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Jun 19, 2026Updated last week
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- VeeR EL2 Core☆339Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆270Dec 22, 2022Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- ☆148Feb 29, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆89Apr 1, 2026Updated 2 months ago
- Common SystemVerilog components☆762Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆731Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆485May 8, 2026Updated last month
- RISC-V Processor Trace Specification☆217Jun 15, 2026Updated 2 weeks ago
- ☆92May 29, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 9 months ago
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated last week