openhwgroup / programsLinks
Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆218Updated 3 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- VeeR EL2 Core☆294Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V Processor Trace Specification☆192Updated 2 weeks ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- ☆242Updated 2 years ago
- RISC-V CPU Core☆369Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆274Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆302Updated last week
- ☆293Updated last week
- RISC-V System on Chip Template☆159Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- RISC-V Torture Test☆197Updated last year
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- ☆86Updated 4 months ago
- The multi-core cluster of a PULP system.☆106Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- ☆182Updated last year
- Ariane is a 6-stage RISC-V CPU☆142Updated 5 years ago
- ☆143Updated last year