Functional verification project for the CORE-V family of RISC-V cores.
☆687May 27, 2026Updated 3 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆272Nov 6, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆357Mar 31, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆757Jun 5, 2026Updated 2 weeks ago
- RISC-V Verification Interface☆154Jun 11, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆614May 26, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Source Design and Verification Environment for RISC-V☆89Apr 21, 2021Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Jun 10, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Awesome ASIC design verification☆361Feb 9, 2022Updated 4 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,475Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆91Feb 5, 2026Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 9, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- VeeR EL2 Core☆338Jun 5, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆341Jun 12, 2026Updated last week
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- ☆201Dec 14, 2023Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago