Functional verification project for the CORE-V family of RISC-V cores.
☆694Jun 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆227Jan 11, 2026Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,320Apr 3, 2026Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AMBA AXI VIP☆469Jun 28, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Jul 2, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆360Mar 31, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆764Updated this week
- RISC-V Verification Interface☆157Jun 11, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆621Jul 2, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Open-Source Design and Verification Environment for RISC-V☆89Apr 21, 2021Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆207Jun 15, 2026Updated 3 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆741Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated last week
- VeeR EH1 core☆952May 29, 2023Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆314Jul 2, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Jun 29, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- UVM 1.2 port to Python☆263Feb 9, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,518Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Jun 29, 2026Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- VeeR EL2 Core☆341Updated this week
- Spike, a RISC-V ISA Simulator☆3,163Jun 26, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- RISC-V Torture Test☆218Jul 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆351Updated this week
- RISC-V Debug Specification Standard☆518Apr 8, 2026Updated 3 months ago
- ☆201Dec 14, 2023Updated 2 years ago
- ☆156Oct 6, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago