openhwgroup / core-v-verif
Functional verification project for the CORE-V family of RISC-V cores.
☆444Updated this week
Related projects ⓘ
Alternatives and complementary repositories for core-v-verif
- Common SystemVerilog components☆513Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆264Updated last year
- VeeR EL2 Core☆252Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆224Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,095Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆386Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆959Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆287Updated 2 months ago
- AMBA AXI VIP☆361Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆451Updated 6 months ago
- VeeR EH1 core☆818Updated last year
- SystemVerilog to Verilog conversion☆557Updated 2 weeks ago
- RISC-V CPU Core☆287Updated 5 months ago
- ☆214Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆520Updated this week
- ☆514Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆370Updated this week
- Random instruction generator for RISC-V processor verification☆1,017Updated 2 months ago
- Bus bridges and other odds and ends☆485Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆295Updated this week
- Verilog Configurable Cache☆167Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated this week
- A Linux-capable RISC-V multicore for and by the world☆620Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- lowRISC Style Guides☆369Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆258Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆338Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago