Functional verification project for the CORE-V family of RISC-V cores.
☆673Apr 13, 2026Updated this week
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,217Updated this week
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AMBA AXI VIP☆456Jun 28, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,849Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,895Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆348Mar 31, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆736Updated this week
- RISC-V Verification Interface☆148Mar 27, 2026Updated 3 weeks ago
- An Open-Source Design and Verification Environment for RISC-V☆88Apr 21, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- VeeR EH1 core☆934May 29, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Awesome ASIC design verification☆350Feb 9, 2022Updated 4 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,297Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆36Apr 10, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- VeeR EL2 Core☆332Mar 12, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,068Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Framework for Design and Verification of Image Processing Applications using UVM☆119Nov 27, 2017Updated 8 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆328Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- ☆200Dec 14, 2023Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 3 months ago