openhwgroup / core-v-verifLinks
Functional verification project for the CORE-V family of RISC-V cores.
☆556Updated 2 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆627Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆501Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- VeeR EL2 Core☆286Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- RISC-V CPU Core☆337Updated last week
- AMBA AXI VIP☆404Updated 11 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- VeeR EH1 core☆883Updated 2 years ago
- ☆238Updated 2 years ago
- lowRISC Style Guides☆436Updated last week
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated last week
- SystemVerilog to Verilog conversion☆639Updated last month
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- ☆567Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆475Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago