Functional verification project for the CORE-V family of RISC-V cores.
☆717Aug 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,285Aug 26, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,353Updated this week
- Instruction Set Generator initially contributed by Futurewei☆314Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AMBA AXI VIP☆475Jun 28, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,037Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,093Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆370Mar 31, 2026Updated 5 months ago
- RISC-V Verification Interface☆161Jun 11, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Common SystemVerilog components☆793Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆784Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,683Aug 27, 2026Updated last week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated last month
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Aug 31, 2026Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Aug 7, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,631Updated this week
- Awesome ASIC design verification☆365Feb 9, 2022Updated 4 years ago
- RISC-V Torture Test☆223Jul 11, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- VeeR EL2 Core☆343Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆99Aug 20, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,220Updated this week
- A Framework for Design and Verification of Image Processing Applications using UVM☆121Nov 27, 2017Updated 8 years ago
- RISC-V Debug Specification Standard☆528Aug 26, 2026Updated last week
- ☆157Oct 6, 2023Updated 2 years ago
- ☆203Dec 14, 2023Updated 2 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year