Functional verification project for the CORE-V family of RISC-V cores.
☆706Jul 17, 2026Updated last week
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,270May 29, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,332Apr 3, 2026Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,043Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- Common SystemVerilog components☆773Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆758Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆209Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,639Updated this week
- VeeR EH1 core☆957Jul 16, 2026Updated last week
- Generic Register Interface (contains various adapters)☆141Jul 22, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆319Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Jul 17, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,569Updated this week
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- RISC-V Torture Test☆219Jul 11, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Jul 22, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VeeR EL2 Core☆343Updated this week
- Spike, a RISC-V ISA Simulator☆3,181Updated this week
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- RISC-V Debug Specification Standard☆521Jul 21, 2026Updated last week
- ☆157Oct 6, 2023Updated 2 years ago
- ☆202Dec 14, 2023Updated 2 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year