Functional verification project for the CORE-V family of RISC-V cores.
☆666Mar 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Mar 20, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆341Feb 13, 2025Updated last year
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- Common SystemVerilog components☆728Updated this week
- RISC-V Verification Interface☆145Mar 6, 2026Updated 3 weeks ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- ☆665Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆197Feb 12, 2026Updated last month
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Awesome ASIC design verification☆344Feb 9, 2022Updated 4 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,252Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- VeeR EL2 Core☆323Mar 12, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,045Mar 19, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Nov 27, 2017Updated 8 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 20, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- ☆199Dec 14, 2023Updated 2 years ago
- ☆153Oct 6, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago