Functional verification project for the CORE-V family of RISC-V cores.
☆677Apr 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,868Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆743Updated this week
- RISC-V Verification Interface☆150Mar 27, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An Open-Source Design and Verification Environment for RISC-V☆88Apr 21, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated last month
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- Generic Register Interface (contains various adapters)☆139Feb 24, 2026Updated 2 months ago
- VeeR EH1 core☆939May 29, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Awesome ASIC design verification☆353Feb 9, 2022Updated 4 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,340Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆87Feb 5, 2026Updated 3 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆36May 3, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- VeeR EL2 Core☆336Updated this week
- Spike, a RISC-V ISA Simulator☆3,096May 2, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Framework for Design and Verification of Image Processing Applications using UVM☆119Nov 27, 2017Updated 8 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆333Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- ☆200Dec 14, 2023Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆606Jan 3, 2026Updated 4 months ago