openhwgroup / core-v-verifLinks
Functional verification project for the CORE-V family of RISC-V cores.
☆599Updated last week
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆660Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- VeeR EH1 core☆898Updated 2 years ago
- ☆594Updated last week
- VeeR EL2 Core☆297Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- RISC-V CPU Core☆387Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- lowRISC Style Guides☆457Updated 3 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- AMBA AXI VIP☆425Updated last year
- The OpenPiton Platform☆730Updated last week
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- ☆244Updated 2 years ago
- The UVM written in Python☆455Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- training labs and examples☆432Updated 3 years ago