RISC-V Configuration Structure
☆41Oct 30, 2024Updated last year
Alternatives and similar repositories for configuration-structure
Users that are interested in configuration-structure are comparing it to the libraries listed below
Sorting:
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- ☆32Feb 6, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated 2 weeks ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- Implementation of the `embedded-hal` traits for E310x microcontrollers☆17Apr 1, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- UPduino☆28Mar 30, 2020Updated 5 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- 32-bit hashing machinery☆13May 27, 2025Updated 9 months ago
- ☆38Aug 6, 2022Updated 3 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- An induction encoder with generator script for the Acorn steering system.☆17Dec 26, 2024Updated last year
- Peripheral access crate for GD32VF103☆36Nov 18, 2024Updated last year
- RPi Pico SDK and code demos in Rust.☆17Feb 2, 2021Updated 5 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- ☆17Aug 20, 2022Updated 3 years ago
- ☆20Jun 10, 2023Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- PolarFire SoC hart software services☆50Jan 23, 2026Updated last month
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- A concise SQL parser using Flex & Bison. 一个使用Flex&Bison构建的简单SQL解析器。☆20Sep 4, 2024Updated last year
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- ☆42Jan 14, 2022Updated 4 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Experiments with safe DMA abstractions in Rust☆18Sep 17, 2020Updated 5 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Updated this week
- An RISC-V experimental OS☆25Sep 19, 2023Updated 2 years ago
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆147Mar 5, 2025Updated last year
- An embedded-hal driver for various SPI Flash and EEPROM chips☆26Jan 27, 2022Updated 4 years ago