riscv-non-isa/riscv-toolchain-conventions external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-toolchain-conventions

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-toolchain-conventions)

Close

riscv-non-isa / riscv-toolchain-conventionsView on GitHubMore

• External links
• Readme badge

Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains

☆152Jul 20, 2026Updated last week

Alternatives and similar repositories for riscv-toolchain-conventions

Users that are interested in riscv-toolchain-conventions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆88Jul 20, 2026Updated last week
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆378Jul 21, 2026Updated last week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆873Jul 20, 2026Updated last week
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆521Jul 21, 2026Updated last week
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆705Oct 2, 2025Updated 9 months ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,637Jul 20, 2026Updated last week
• riscv / riscv-bfloat16

  View on GitHub
  ☆40Mar 6, 2026Updated 4 months ago
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆60Jul 21, 2026Updated last week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆853Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆299Updated this week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆192Jul 21, 2026Updated last week
• riscv / riscv-security-model

  View on GitHub
  RISC-V Security Model
  ☆38Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆219Mar 20, 2024Updated 2 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆43Jul 9, 2024Updated 2 years ago
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆161Oct 31, 2024Updated last year
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆228Jan 11, 2026Updated 6 months ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆218Updated this week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆91Aug 26, 2025Updated 11 months ago
• riscvarchive / riscv-isac

  View on GitHub
  ☆36Nov 4, 2024Updated last year
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆758Updated this week
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆195Mar 6, 2026Updated 4 months ago
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated 2 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,181Updated this week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆176Jul 22, 2026Updated last week
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Apr 16, 2026Updated 3 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆414Mar 7, 2026Updated 4 months ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆165Jul 21, 2026Updated last week
• openhwgroup / core-v-sw

  View on GitHub
  Main Repo for the OpenHW Group Software Task Group
  ☆17Mar 11, 2025Updated last year
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,574Jul 15, 2026Updated 2 weeks ago
• riscv / riscv-test-env

  View on GitHub
  ☆54Jan 9, 2026Updated 6 months ago
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆43Nov 4, 2024Updated last year
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• XUANTIE-RV / thead-extension-spec

  View on GitHub
  XuanTie vendor extension Instruction Set spec
  ☆45Jul 3, 2026Updated 3 weeks ago
• rustsbi / rustsbi-hifive-unmatched

  View on GitHub
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Jul 20, 2023Updated 3 years ago
• bwitherspoon / rv32cpu

  View on GitHub
  A RISC-V processor
  ☆15Dec 11, 2018Updated 7 years ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆519Jul 17, 2026Updated last week
• hellogcc / OSDT-Slides

  View on GitHub
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆47Jan 25, 2021Updated 5 years ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Jul 20, 2026Updated last week
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 3 years ago