Alternatives and similar repositories for riscv-toolchain-conventions

Users that are interested in riscv-toolchain-conventions are comparing it to the libraries listed below

• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆80Feb 10, 2026Updated last week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆836Updated this week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated last week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• openhwgroup / core-v-sw

  View on GitHub
  Main Repo for the OpenHW Group Software Task Group
  ☆17Mar 11, 2025Updated 11 months ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 9, 2026Updated last week
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Jan 11, 2026Updated last month
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆155Oct 31, 2024Updated last year
• riscv-non-isa / riscv-external-debug-security

  View on GitHub
  The RISC-V External Debug Security Specification
  ☆20Feb 11, 2026Updated last week
• riscv-software-src / riscv-isac

  View on GitHub
  ☆33Nov 4, 2024Updated last year
• riscv-admin / riscv-landscape

  View on GitHub
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆21Updated this week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆42Jul 9, 2024Updated last year
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆509Oct 9, 2025Updated 4 months ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆102Mar 15, 2022Updated 3 years ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,377Updated this week
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 9, 2026Updated last week
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆238Nov 20, 2024Updated last year
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• XUANTIE-RV / xuantie-yocto

  View on GitHub
  Yocto project for Xuantie RISC-V CPU
  ☆40Aug 8, 2025Updated 6 months ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week