RISC-V Debug Support for our PULP RISC-V Cores
☆303Feb 4, 2026Updated last month
Alternatives and similar repositories for riscv-dbg
Users that are interested in riscv-dbg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- Common SystemVerilog components☆728Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆261Dec 22, 2022Updated 3 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- RISC-V Processor Trace Specification☆209Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago