RISC-V Debug Support for our PULP RISC-V Cores
☆330Sep 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-dbg
Users that are interested in riscv-dbg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,312Oct 1, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 9 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- The multi-core cluster of a PULP system.☆119Oct 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆499May 8, 2026Updated 5 months ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- CORE-V Family of RISC-V Cores☆376Mar 31, 2026Updated 6 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VeeR EH2 core☆281Oct 6, 2026Updated last week
- VeeR EL2 Core☆346Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,156Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- IOPMP IP☆26Jul 11, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- RISC-V Processor Trace Specification☆223Oct 5, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,365Sep 21, 2026Updated 3 weeks ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago