RISC-V Processor Trace Specification
☆208Feb 27, 2026Updated last week
Alternatives and similar repositories for riscv-trace-spec
Users that are interested in riscv-trace-spec are comparing it to the libraries listed below
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆505Mar 1, 2026Updated last week
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- ☆652Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V IOMMU Specification☆148Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- Sail RISC-V model☆672Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- ☆99Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆89Aug 26, 2025Updated 6 months ago
- Documentation of the RISC-V C API☆81Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- ☆34Feb 6, 2026Updated last month
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 27, 2026Updated last week
- ☆368Sep 12, 2025Updated 5 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- RISC-V Architecture Profiles☆177Updated this week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- RISC-V Opcodes☆842Updated this week
- RISC-V cryptography extensions standardisation work.☆406Updated this week
- ☆32Feb 6, 2026Updated last month
- ☆1,133Jan 22, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆456Updated this week
- RISC-V Instruction Set Manual☆4,521Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- ☆87Jan 30, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year