riscv-non-isa/riscv-trace-spec external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-trace-spec

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-trace-spec)

Close

riscv-non-isa / riscv-trace-specView on GitHubMore

• External links
• Readme badge

RISC-V Processor Trace Specification

☆208Feb 27, 2026Updated last week

Alternatives and similar repositories for riscv-trace-spec

Users that are interested in riscv-trace-spec are comparing it to the libraries listed below

• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆505Mar 1, 2026Updated last week
• riscv-non-isa / tg-nexus-trace

  View on GitHub
  RISC-V Nexus Trace TG documentation and reference code
  ☆57Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆287Feb 27, 2026Updated last week
• riscv / riscv-arch-test

  View on GitHub
  ☆652Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆148Updated this week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆672Updated this week
• chipsalliance / rocket-chip-blocks

  View on GitHub
  RTL blocks compatible with the Rocket Chip Generator
  ☆17Mar 30, 2025Updated 11 months ago
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆624Apr 6, 2022Updated 3 years ago
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆225Jan 11, 2026Updated last month
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆297Feb 4, 2026Updated last month
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆306Oct 17, 2023Updated 2 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆81Updated this week
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆237Nov 20, 2024Updated last year
• xinpian-tech / zaozi

  View on GitHub
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆65Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 27, 2026Updated last week
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆194Updated this week
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆66Feb 27, 2026Updated last week
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last month
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 27, 2026Updated last week
• ucb-bar / berkeley-hardfloat

  View on GitHub
  ☆368Sep 12, 2025Updated 5 months ago
• chipsalliance / chisel-nix

  View on GitHub
  Nix template for the chisel-based industrial designing flows.
  ☆52Apr 23, 2025Updated 10 months ago
• openhwgroup / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆571Oct 21, 2025Updated 4 months ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆177Updated this week
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Mar 28, 2025Updated 11 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆842Updated this week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆406Updated this week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last month
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,133Jan 22, 2026Updated last month
• rsd-devel / rsd

  View on GitHub
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,153Feb 21, 2026Updated 2 weeks ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 5 months ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆456Updated this week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,521Updated this week
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,190May 26, 2025Updated 9 months ago
• ucb-bar / testchipip

  View on GitHub
  ☆87Jan 30, 2026Updated last month
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆156Oct 31, 2024Updated last year