RISC-V Processor Trace Specification
☆217Apr 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-trace-spec
Users that are interested in riscv-trace-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- RISC-V Nexus Trace TG documentation and reference code☆59Apr 8, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692May 4, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V IOMMU Specification☆157May 2, 2026Updated last week
- Sail RISC-V model☆696May 4, 2026Updated last week
- ☆100Apr 18, 2026Updated 3 weeks ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆34Apr 20, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- ☆32Apr 8, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- Documentation of the RISC-V C API☆86Apr 29, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆309Apr 1, 2026Updated last month
- ☆91Aug 26, 2025Updated 8 months ago
- ☆373Sep 12, 2025Updated 8 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆470Apr 7, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆90Apr 21, 2026Updated 3 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 28, 2026Updated 2 weeks ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated last year
- RISC-V Architecture Profiles☆185Apr 22, 2026Updated 2 weeks ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 29, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- RISC-V Opcodes☆853Updated this week
- ☆1,180May 1, 2026Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆69Apr 27, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,603Updated this week
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594May 4, 2026Updated last week