RISC-V Processor Trace Specification
☆211Mar 25, 2026Updated this week
Alternatives and similar repositories for riscv-trace-spec
Users that are interested in riscv-trace-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆58Mar 20, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Mar 20, 2026Updated last week
- ☆665Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V IOMMU Specification☆153Mar 20, 2026Updated last week
- Sail RISC-V model☆682Updated this week
- ☆99Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆34Mar 20, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- ☆32Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Documentation of the RISC-V C API☆84Updated this week
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- ☆89Aug 26, 2025Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- ☆88Mar 17, 2026Updated last week
- Documentation for the RISC-V Supervisor Binary Interface☆464Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Mar 20, 2026Updated last week
- RISC-V Architecture Profiles☆179Mar 21, 2026Updated last week
- ☆368Sep 12, 2025Updated 6 months ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- RISC-V Opcodes☆842Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆1,147Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆68Mar 20, 2026Updated last week
- RISC-V Instruction Set Manual☆4,549Updated this week
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 5 months ago