RISC-V Processor Trace Specification
☆216Apr 14, 2026Updated this week
Alternatives and similar repositories for riscv-trace-spec
Users that are interested in riscv-trace-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- RISC-V Nexus Trace TG documentation and reference code☆59Apr 8, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Apr 14, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated 2 weeks ago
- Sail RISC-V model☆691Updated this week
- ☆99Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆34Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- ☆32Apr 8, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- Documentation of the RISC-V C API☆85Apr 9, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated 2 weeks ago
- ☆90Aug 26, 2025Updated 7 months ago
- ☆369Sep 12, 2025Updated 7 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆468Apr 7, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆89Apr 9, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 3, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆182Apr 8, 2026Updated last week
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 12, 2026Updated last week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- RISC-V Opcodes☆854Mar 24, 2026Updated 3 weeks ago
- ☆1,164Mar 24, 2026Updated 3 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆69Apr 7, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,579Updated this week
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week