openhwgroup / cv32e40xLinks
4 stage, in-order, compute RISC-V core based on the CV32E40P
☆237Updated 7 months ago
Alternatives and similar repositories for cv32e40x
Users that are interested in cv32e40x are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- VeeR EL2 Core☆286Updated 2 weeks ago
- ☆289Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated this week
- RISC-V microcontroller IP core developed in Verilog☆174Updated 2 months ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- RISC-V CPU Core☆337Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- RISC-V System on Chip Template☆158Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- RISC-V Torture Test☆196Updated 11 months ago
- ☆238Updated 2 years ago
- ☆137Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- RISC-V Processor Trace Specification☆184Updated this week
- The multi-core cluster of a PULP system.☆101Updated this week
- A Fast, Low-Overhead On-chip Network☆211Updated this week