openhwgroup / cv32e40xView external linksLinks
4 stage, in-order, compute RISC-V core based on the CV32E40P
☆258Nov 6, 2024Updated last year
Alternatives and similar repositories for cv32e40x
Users that are interested in cv32e40x are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 7, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Dec 11, 2025Updated 2 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆239Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- ☆258Dec 22, 2022Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- ☆148Feb 29, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Updated this week