openhwgroup / cv32e40xLinks
4 stage, in-order, compute RISC-V core based on the CV32E40P
☆244Updated 9 months ago
Alternatives and similar repositories for cv32e40x
Users that are interested in cv32e40x are comparing it to the libraries listed below
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆303Updated last week
- ☆294Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- RISC-V CPU Core☆370Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- VeeR EL2 Core☆294Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated this week
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- RISC-V System on Chip Template☆159Updated last week
- RISC-V Processor Trace Specification☆192Updated 3 weeks ago
- ☆243Updated 2 years ago
- Verilog Configurable Cache☆181Updated 8 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V Torture Test☆197Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- ☆148Updated last year
- A simple RISC V core for teaching☆193Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago