4 stage, in-order, compute RISC-V core based on the CV32E40P
☆277Nov 6, 2024Updated last year
Alternatives and similar repositories for cv32e40x
Users that are interested in cv32e40x are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆709Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- CV32E40X Design-Verification environment☆18Jun 2, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆91Apr 1, 2026Updated 4 months ago
- Common SystemVerilog components☆782Updated this week
- VeeR EL2 Core☆343Updated this week
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆325Jul 23, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆210Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆292Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,066Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,013Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,657Aug 5, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆231Updated this week
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆993Nov 15, 2024Updated last year
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆201Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆148Feb 29, 2024Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆312Oct 17, 2023Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,190Jul 15, 2026Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆67Jul 17, 2026Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week