chipsalliance / dromajoView external linksLinks
RISC-V RV64GC emulator designed for RTL co-simulation
☆238Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆209Feb 8, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- ☆650Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- ☆151Oct 6, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Modeling Architectural Platform☆219Feb 9, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- RISC-V SystemC-TLM simulator☆338Nov 8, 2025Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆311Feb 4, 2026Updated last week
- ☆87Jan 30, 2026Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- Sail RISC-V model☆667Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- ☆194Dec 14, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 7 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week