RISC-V RV64GC emulator designed for RTL co-simulation
☆242Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆217May 29, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆382Oct 19, 2023Updated 2 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 4 months ago
- The OpenPiton Platform☆795Feb 25, 2026Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆295Updated this week
- ☆156Oct 6, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Jun 14, 2026Updated last week
- RISC-V SystemC-TLM simulator☆353Feb 20, 2026Updated 4 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Testing processors with Random Instruction Generation☆60Jan 13, 2026Updated 5 months ago
- Modeling Architectural Platform☆226Jun 12, 2026Updated last week
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆272Nov 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sail RISC-V model☆720Updated this week
- Digital Design with Chisel☆922Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- Common SystemVerilog components☆759Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- ☆91May 29, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆31Mar 31, 2025Updated last year
- RISC-V Verification Interface☆154Jun 11, 2026Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆614May 26, 2026Updated 3 weeks ago
- ☆1,205Jun 3, 2026Updated 2 weeks ago
- RISC-V Processor Trace Specification☆217Updated this week
- A wrapper for the SPEC CPU2006 benchmark suite.☆93May 6, 2021Updated 5 years ago