RISC-V RV64GC emulator designed for RTL co-simulation
☆240Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692May 4, 2026Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216May 1, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,295Apr 3, 2026Updated last month
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- The OpenPiton Platform☆788Feb 25, 2026Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated last week
- ☆155Oct 6, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 4 years ago
- ☆200Dec 14, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- RISC-V SystemC-TLM simulator☆350Feb 20, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- ☆29Mar 31, 2025Updated last year
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 3 months ago
- Modeling Architectural Platform☆223Updated this week
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sail RISC-V model☆696May 4, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆316Mar 6, 2026Updated 2 months ago
- Digital Design with Chisel☆914Apr 30, 2026Updated last week
- The multi-core cluster of a PULP system.☆114May 4, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆677Apr 16, 2026Updated 3 weeks ago
- Common SystemVerilog components☆743Updated this week
- VeeR EH1 core☆939May 29, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆90Apr 21, 2026Updated 3 weeks ago
- RISC-V Verification Interface☆151Mar 27, 2026Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594May 4, 2026Updated last week
- ☆1,180May 1, 2026Updated last week
- RISC-V Processor Trace Specification☆217Apr 28, 2026Updated 2 weeks ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆93May 6, 2021Updated 5 years ago