RISC-V RV64GC emulator designed for RTL co-simulation
☆240Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Apr 14, 2026Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆214Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,282Apr 3, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated 3 weeks ago
- ☆155Oct 6, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 3 years ago
- ☆200Dec 14, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,895Updated this week
- RISC-V SystemC-TLM simulator☆347Feb 20, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- ☆29Mar 31, 2025Updated last year
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 3 months ago
- Modeling Architectural Platform☆222Updated this week
- Sail RISC-V model☆691Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆268Nov 6, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- Digital Design with Chisel☆908Apr 9, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Apr 13, 2026Updated last week
- Common SystemVerilog components☆736Updated this week
- ☆89Apr 9, 2026Updated last week
- VeeR EH1 core☆934May 29, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- RISC-V Verification Interface☆148Mar 27, 2026Updated 3 weeks ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Apr 14, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- ☆1,164Mar 24, 2026Updated 3 weeks ago
- RISC-V Processor Trace Specification☆216Updated this week
- A wrapper for the SPEC CPU2006 benchmark suite.☆93May 6, 2021Updated 4 years ago