RISC-V RV64GC emulator designed for RTL co-simulation
☆244Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆762Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆385Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,334Apr 3, 2026Updated 4 months ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last week
- The OpenPiton Platform☆807Feb 25, 2026Updated 5 months ago
- ☆158Oct 6, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- high-performance RTL simulator☆195Jul 22, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆167May 1, 2022Updated 4 years ago
- ☆92Jul 15, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,054Updated this week
- RISC-V SystemC-TLM simulator☆358Feb 20, 2026Updated 5 months ago
- Modeling Architectural Platform☆227Updated this week
- RISC-V Torture Test☆219Jul 11, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Sail RISC-V model☆744Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆276Nov 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆707Jul 17, 2026Updated 2 weeks ago
- Digital Design with Chisel☆923Jul 21, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated 3 weeks ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- Common SystemVerilog components☆775Updated this week
- RISC-V Formal Verification Framework☆207Jul 15, 2026Updated 2 weeks ago
- VeeR EH1 core☆960Jul 16, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,208Jul 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Testing processors with Random Instruction Generation☆60Jan 13, 2026Updated 6 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆627Jul 24, 2026Updated last week
- RISC-V Processor Trace Specification☆220Updated this week
- RTLMeter benchmark suite☆31Jul 21, 2026Updated last week
- ☆1,229Updated this week
- A wrapper for the SPEC CPU2006 benchmark suite.☆94May 6, 2021Updated 5 years ago