chipsalliance / dromajoLinks
RISC-V RV64GC emulator designed for RTL co-simulation
☆229Updated 6 months ago
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below
Sorting:
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- RISC-V Torture Test☆195Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- ☆175Updated last year
- VeeR EL2 Core☆278Updated last week
- ☆238Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆287Updated 2 months ago
- RISC-V Processor Trace Specification☆182Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- RISC-V CPU Core☆327Updated 11 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- ☆135Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- ☆150Updated last year
- ☆326Updated 8 months ago
- SystemC/TLM-2.0 Co-simulation framework☆243Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- ☆86Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago