RISC-V RV64GC emulator designed for RTL co-simulation
☆244Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆802Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆223Updated this week
- Random instruction generator for RISC-V processor verification☆1,370Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Oct 14, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Instruction Set Generator initially contributed by Futurewei☆320Oct 17, 2023Updated 3 years ago
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- ☆159Oct 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Testing processors with Random Instruction Generation☆63Oct 5, 2026Updated 2 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- ☆92Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆646Sep 14, 2026Updated last month
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- Modeling Architectural Platform☆232Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Processor Trace Specification☆224Oct 5, 2026Updated 2 weeks ago
- Sail RISC-V model☆783Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,055Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆204Dec 14, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,268Oct 8, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,323Sep 18, 2021Updated 5 years ago
- Digital Design with Chisel☆943Updated this week
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 2 weeks ago
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month