RISC-V RV64GC emulator designed for RTL co-simulation
☆244Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random instruction generator for RISC-V processor verification☆1,378Oct 28, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆635Apr 6, 2022Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆306Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆813Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆227Nov 4, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆385Oct 19, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆843Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- The OpenPiton Platform☆846Oct 30, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆324Oct 17, 2023Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,218Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 10 months ago
- Testing processors with Random Instruction Generation☆63Oct 5, 2026Updated last month
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆169May 1, 2022Updated 4 years ago
- ☆158Oct 6, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,193Updated this week
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- ☆93Nov 3, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆291Nov 6, 2024Updated 2 years ago
- Sail RISC-V model☆809Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Processor Trace Specification☆225Updated this week
- ☆204Dec 14, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Modeling Architectural Platform☆233Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆653Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆694Updated this week
- RISC-V Verification Interface☆168Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,287Nov 2, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆330Aug 7, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆742Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,064Nov 3, 2026Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆695Jul 16, 2025Updated last year
- RTLMeter benchmark suite☆34Nov 4, 2026Updated last week
- Common SystemVerilog components☆816Sep 18, 2026Updated last month
- Digital Design with Chisel☆942Updated this week
Are these results useful?