chipsalliance / dromajoLinks
RISC-V RV64GC emulator designed for RTL co-simulation
☆233Updated 11 months ago
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below
Sorting:
- RISC-V Torture Test☆200Updated last year
- ☆190Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- ☆297Updated 3 weeks ago
- ☆148Updated 2 years ago
- ☆245Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- ☆89Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ☆147Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RISC-V Formal Verification Framework☆156Updated last week
- RISC-V microcontroller IP core developed in Verilog☆183Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- Verilog Configurable Cache☆184Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- RISC-V CPU Core☆389Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month