RISC-V RV64GC emulator designed for RTL co-simulation
☆241Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆748Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆220May 29, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,324Apr 3, 2026Updated 3 months ago
- educational microarchitectures for risc-v isa☆751Sep 1, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆820Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 3 weeks ago
- ☆156Oct 6, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆227Jan 11, 2026Updated 6 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,014Updated this week
- Modeling Architectural Platform☆226Jun 30, 2026Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆355Feb 20, 2026Updated 4 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- RISC-V Torture Test☆218Jul 11, 2024Updated 2 years ago
- Sail RISC-V model☆734Updated this week
- Testing processors with Random Instruction Generation☆60Jan 13, 2026Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆697Jun 22, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆114Jun 29, 2026Updated 2 weeks ago
- Digital Design with Chisel☆923Updated this week
- Common SystemVerilog components☆764Jul 3, 2026Updated last week
- VeeR EH1 core☆954May 29, 2023Updated 3 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- ☆92May 29, 2026Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated last week
- A wrapper for the SPEC CPU2006 benchmark suite.☆94May 6, 2021Updated 5 years ago
- ☆1,219Jun 3, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Jun 26, 2026Updated 2 weeks ago
- RISC-V Processor Trace Specification☆217Updated this week
- ☆33Mar 31, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year