RISC-V RV64GC emulator designed for RTL co-simulation
☆237Nov 20, 2024Updated last year
Alternatives and similar repositories for dromajo
Users that are interested in dromajo are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- ☆652Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆163May 1, 2022Updated 3 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- Modeling Architectural Platform☆221Feb 26, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- The multi-core cluster of a PULP system.☆111Mar 2, 2026Updated last week
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated last month
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- ☆87Jan 30, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Sail RISC-V model☆672Updated this week
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- ☆197Dec 14, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month