Alternatives and similar repositories for Flute:

Users that are interested in Flute are comparing it to the libraries listed below

• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆313Updated 2 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆302Updated 7 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆301Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆257Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆450Updated 2 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆220Updated 2 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated last month
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆555Updated 5 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆266Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆387Updated last week
• ucb-bar / berkeley-hardfloat
  ☆301Updated 4 months ago
• SpinalHDL / NaxRiscv
  ☆270Updated last month
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆207Updated 9 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆646Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆419Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆734Updated 4 months ago
• riscv-non-isa / riscv-arch-test
  ☆530Updated last week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆236Updated 2 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 5 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆397Updated 2 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆510Updated 3 months ago
• BSVLang / Main
  Main page
  ☆125Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆697Updated 5 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆175Updated 6 months ago