RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆381Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆338Jan 23, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated 2 months ago
- Bluespec Compiler (BSC)☆1,114May 15, 2026Updated 3 weeks ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Main page☆133Feb 12, 2020Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆809Jun 4, 2026Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆292Apr 30, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Common SystemVerilog components☆755Updated this week
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- VeeR EL2 Core☆339Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year