RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆383Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- Bluespec Compiler (BSC)☆1,142Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Main page☆132Jul 13, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,123Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,202Updated this week
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,267Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,241Sep 11, 2026Updated last week
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,586Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Common SystemVerilog components☆799Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- VeeR EL2 Core☆344Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VeeR EH1 core☆968Jul 16, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆226Aug 31, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,869Sep 13, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year