RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆384Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆342Jan 23, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- Bluespec Compiler (BSC)☆1,136Aug 3, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Main page☆133Jul 13, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,062Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated 3 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,287Sep 18, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- The OpenPiton Platform☆809Feb 25, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,214Updated this week
- RISC-V Debug Specification Standard☆523Jul 21, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,572Dec 8, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Common SystemVerilog components☆781Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- VeeR EL2 Core☆343Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,005Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆223Aug 31, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 2 months ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year