bluespec / Flute
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆366Updated last year
Alternatives and similar repositories for Flute:
Users that are interested in Flute are comparing it to the libraries listed below
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- RISC-V CPU Core☆317Updated 9 months ago
- RISC-V Formal Verification Framework☆598Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆309Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- VeeR EL2 Core☆269Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆248Updated 3 weeks ago
- VeeR EH1 core☆864Updated last year
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- ☆231Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆606Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆479Updated last month
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- The OpenPiton Platform☆677Updated 3 weeks ago
- Common SystemVerilog components☆595Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆525Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆565Updated 7 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆209Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,029Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆511Updated this week
- ☆279Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆296Updated last year
- ☆551Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago