RISC-V Configuration Validator
☆82Apr 16, 2026Updated 5 months ago
Alternatives and similar repositories for riscv-config
Users that are interested in riscv-config are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆144Feb 29, 2024Updated 2 years ago
- ☆43Nov 4, 2024Updated last year
- ☆105Apr 16, 2026Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- ☆35Nov 4, 2024Updated last year
- Sail RISC-V model☆779Updated this week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- ☆12Feb 15, 2024Updated 2 years ago
- RISC-V Packed SIMD Extension☆183Oct 4, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Proxy Kernel☆710Oct 2, 2025Updated last year
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Description of a RISC-V architecture based on MIPS 3000☆15Apr 24, 2023Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Oct 5, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆223Oct 5, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V IOMMU Specification☆170Oct 1, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆34Jul 21, 2026Updated 2 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Oct 5, 2026Updated last week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 5 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- PLIC Specification☆157Jul 20, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- ☆19Jul 26, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 9 months ago
- Working Draft of the RISC-V J Extension Specification☆198Mar 6, 2026Updated 7 months ago