RISC-V Configuration Validator
☆82Apr 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-config
Users that are interested in riscv-config are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- ☆42Nov 4, 2024Updated last year
- ☆103Apr 16, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Architecture Profiles☆183Apr 22, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- Sail RISC-V model☆695Apr 27, 2026Updated last week
- ☆36Nov 4, 2024Updated last year
- Yocto project for Xuantie RISC-V CPU☆41Apr 27, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated 3 weeks ago
- RISC-V Packed SIMD Extension☆167Updated this week
- ☆12Feb 15, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 7 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 3 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Processor Trace Specification☆217Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆85Apr 1, 2026Updated last month
- ☆34Apr 20, 2026Updated 2 weeks ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- RISC-V IOMMU Specification☆157Apr 18, 2026Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated 2 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PLIC Specification☆152Apr 8, 2026Updated 3 weeks ago
- RISC-V BSV Specification☆24Updated this week
- ☆18Jul 26, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 27, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆336Jan 23, 2022Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Updated this week