RISC-V Configuration Validator
☆82Apr 16, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-config
Users that are interested in riscv-config are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- ☆44Nov 4, 2024Updated last year
- ☆105Apr 16, 2026Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆768Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- ☆36Nov 4, 2024Updated last year
- Sail RISC-V model☆749Updated this week
- RISC-V Debug Specification Standard☆524Jul 21, 2026Updated 3 weeks ago
- ☆12Feb 15, 2024Updated 2 years ago
- RISC-V Packed SIMD Extension☆178Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 10 months ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Updated this week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆220Aug 4, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V IOMMU Specification☆169Aug 2, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- ☆34Jul 21, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- PLIC Specification☆156Jul 20, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 3 months ago
- ☆19Jul 26, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆342Jan 23, 2022Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Aug 3, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Working Draft of the RISC-V J Extension Specification☆196Mar 6, 2026Updated 5 months ago