RISC-V Configuration Validator
☆82Mar 28, 2025Updated last year
Alternatives and similar repositories for riscv-config
Users that are interested in riscv-config are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- ☆42Nov 4, 2024Updated last year
- ☆103Aug 29, 2025Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- Sail RISC-V model☆688Apr 7, 2026Updated last week
- ☆36Nov 4, 2024Updated last year
- Yocto project for Xuantie RISC-V CPU☆41Mar 18, 2026Updated 3 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆510Updated this week
- RISC-V Packed SIMD Extension☆165Apr 1, 2026Updated last week
- ☆12Feb 15, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Proxy Kernel☆690Oct 2, 2025Updated 6 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 3 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Processor Trace Specification☆215Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆84Apr 1, 2026Updated last week
- ☆34Updated this week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated 2 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PLIC Specification☆152Updated this week
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- ☆18Jul 26, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆336Jan 23, 2022Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Apr 6, 2026Updated last week