RISC-V Configuration Validator
☆82Mar 28, 2025Updated 11 months ago
Alternatives and similar repositories for riscv-config
Users that are interested in riscv-config are comparing it to the libraries listed below
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- ☆41Nov 4, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- ☆103Aug 29, 2025Updated 6 months ago
- ☆652Updated this week
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- RISC-V Packed SIMD Extension☆159Updated this week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Updated this week
- The RISC-V External Debug Security Specification☆20Updated this week
- Sail RISC-V model☆671Updated this week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- ☆18Jul 26, 2024Updated last year
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆34Nov 4, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Dec 23, 2025Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Phoenix-RTOS device drivers repository☆24Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V IOMMU Specification☆147Feb 22, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Feb 25, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 21, 2026Updated last week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- Linux KVM RISC-V repo☆62Updated this week