riscv-software-src / riscv-config

Related projects: ⓘ

• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆126Updated last month
• ucb-bar / testchipip
  ☆80Updated 3 weeks ago
• riscv / riscv-aia
  ☆72Updated 3 weeks ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆55Updated this week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆237Updated last week
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆50Updated 11 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆187Updated last week
• riscv / riscv-CMOs
  ☆76Updated 2 years ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 6 months ago
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• riscv-software-src / riscv-isac
  ☆31Updated 3 weeks ago
• riscv-software-src / riscof
  ☆62Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆154Updated 2 months ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆63Updated this week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆104Updated 2 weeks ago
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆76Updated last month
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆86Updated 3 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆61Updated 2 months ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆39Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆213Updated last month
• riscv / riscv-test-env
  ☆40Updated 3 months ago
• carrv / carrv.github.io
  Workshop on Computer Architecture Research with RISC-V (CARRV)
  ☆36Updated 2 weeks ago
• lowRISC / lowrisc-toolchains
  UNSUPPORTED INTERNAL toolchain builds
  ☆30Updated last week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆208Updated last month
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆25Updated last year
• riscv / riscv-aclint
  ☆39Updated 2 years ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆179Updated this week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆84Updated last week
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆59Updated last week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆35Updated last week
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆95Updated last week