RISC-V Nexus Trace TG documentation and reference code
☆63Jul 21, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-nexus-trace
Users that are interested in riscv-nexus-trace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆225Oct 23, 2026Updated last week
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- RISC-V IOMMU Specification☆171Oct 14, 2026Updated 2 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆32Jul 21, 2026Updated 3 months ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated last year
- ☆109Jul 20, 2026Updated 3 months ago
- ☆43Jan 14, 2022Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- PLIC Specification☆158Jul 20, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆98Oct 5, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆33Oct 5, 2026Updated 3 weeks ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Oct 23, 2026Updated last week
- ☆20Mar 1, 2021Updated 5 years ago
- ☆29Mar 1, 2025Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 5 years ago
- ☆15Oct 20, 2026Updated last week
- Bare Metal Compatibility Library for the Freedom Platform☆163Dec 19, 2023Updated 2 years ago
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated 2 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- ☆92Oct 20, 2026Updated last week