RISC-V Nexus Trace TG documentation and reference code
☆61Apr 8, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-nexus-trace
Users that are interested in riscv-nexus-trace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆217May 25, 2026Updated 2 weeks ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V IOMMU Specification☆162Updated this week
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated 10 months ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- PLIC Specification☆152Apr 8, 2026Updated 2 months ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RTLMeter benchmark suite☆31Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 4 months ago
- ☆42Jan 14, 2022Updated 4 years ago
- ☆30Mar 1, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- ☆39Mar 6, 2026Updated 3 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 2, 2026Updated last week
- ☆101Apr 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆32Apr 8, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆114May 27, 2026Updated last week
- ☆18Sep 2, 2020Updated 5 years ago
- ☆50May 22, 2026Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆113May 25, 2026Updated 2 weeks ago
- RISC-V architecture concurrency model litmus tests☆104May 20, 2026Updated 2 weeks ago
- ☆90May 29, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Self checking RISC-V directed tests☆122Jun 3, 2025Updated last year
- ☆128Nov 11, 2025Updated 6 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95May 25, 2026Updated 2 weeks ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Mar 7, 2026Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆296Updated this week
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year