RISC-V Nexus Trace TG documentation and reference code
☆58Mar 31, 2026Updated last week
Alternatives and similar repositories for riscv-nexus-trace
Users that are interested in riscv-nexus-trace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆215Updated this week
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 weeks ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated last week
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated 8 months ago
- Working Draft of the RISC-V Debug Specification Standard☆509Updated this week
- PLIC Specification☆152Apr 1, 2026Updated last week
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RTLMeter benchmark suite☆31Mar 31, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago
- ☆42Jan 14, 2022Updated 4 years ago
- ☆29Mar 1, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Mar 23, 2026Updated 2 weeks ago
- ☆38Mar 6, 2026Updated last month
- ☆20Mar 1, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Updated this week
- ☆99Mar 26, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆32Mar 26, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆305Apr 1, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last week
- ☆18Sep 2, 2020Updated 5 years ago
- Unit tests generator for RVV 1.0☆105Nov 11, 2025Updated 4 months ago
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 2 months ago
- ☆89Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆120Nov 11, 2025Updated 4 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Mar 7, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 1, 2026Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year