RISC-V Nexus Trace TG documentation and reference code
☆59Apr 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-nexus-trace
Users that are interested in riscv-nexus-trace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆217Updated this week
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V IOMMU Specification☆157Apr 18, 2026Updated last week
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated 9 months ago
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated 3 weeks ago
- PLIC Specification☆152Apr 8, 2026Updated 3 weeks ago
- RISC-V Torture Test☆215Jul 11, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RTLMeter benchmark suite☆31Apr 14, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago
- ☆42Jan 14, 2022Updated 4 years ago
- ☆30Mar 1, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- ☆38Mar 6, 2026Updated last month
- ☆20Mar 1, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Updated this week
- ☆99Apr 18, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated 3 weeks ago
- ☆32Apr 8, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last month
- ☆18Sep 2, 2020Updated 5 years ago
- ☆48Apr 16, 2026Updated last week
- Unit tests generator for RVV 1.0☆106Nov 11, 2025Updated 5 months ago
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 3 months ago
- ☆90Apr 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- ☆122Nov 11, 2025Updated 5 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 3, 2026Updated 3 weeks ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆292Apr 22, 2026Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆88Apr 21, 2021Updated 5 years ago