RISC-V IOMMU Specification
☆153Mar 20, 2026Updated last week
Alternatives and similar repositories for riscv-iommu
Users that are interested in riscv-iommu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 6 months ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆32Updated this week
- Linux kernel source tree☆14Jun 25, 2025Updated 9 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Mar 7, 2026Updated 3 weeks ago
- ☆99Updated this week
- ☆34Mar 20, 2026Updated last week
- RISC-V Architecture Profiles☆179Mar 21, 2026Updated last week
- Linux KVM RISC-V repo☆62Mar 6, 2026Updated 3 weeks ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆68Mar 20, 2026Updated last week
- Linux kernel source tree☆21Updated this week
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆89Aug 26, 2025Updated 7 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Mar 20, 2026Updated last week
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- RISC-V Processor Trace Specification☆211Updated this week
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Mar 20, 2026Updated last week
- Documentation for the RISC-V Supervisor Binary Interface☆464Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- PLIC Specification☆152Mar 20, 2026Updated last week
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆58Mar 20, 2026Updated last week
- ☆38Sep 15, 2021Updated 4 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆66Mar 7, 2026Updated 3 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Mar 20, 2026Updated last week
- Risc-V hypervisor for TEE development☆132Jan 14, 2026Updated 2 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,418Mar 22, 2026Updated last week
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 7 months ago
- RISC-V Confidential VM Extension☆14Jan 14, 2026Updated 2 months ago