RSD: RISC-V Out-of-Order Superscalar Processor
☆1,190Jul 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for rsd
Users that are interested in rsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,289Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,064Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,217Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆558Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆993Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆381Jul 12, 2017Updated 9 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,221Feb 11, 2026Updated 6 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- ☆2,205Aug 5, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,010Updated this week
- ☆324Jan 23, 2026Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The OpenPiton Platform☆809Feb 25, 2026Updated 5 months ago
- Common SystemVerilog components☆782Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- GPGPU microprocessor architecture☆2,215Nov 8, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆325Jul 23, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,342Apr 3, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,333Jul 31, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,843Jun 2, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,599May 12, 2026Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,655Aug 5, 2026Updated last week
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- VeeR EL2 Core☆343Updated this week