RSD: RISC-V Out-of-Order Superscalar Processor
☆1,197Aug 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for rsd
Users that are interested in rsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,091Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆566Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,241Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,879Aug 25, 2026Updated last week
- ☆2,234Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- ☆325Jan 23, 2026Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- Common SystemVerilog components☆793Aug 21, 2026Updated last week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- GPGPU microprocessor architecture☆2,220Nov 8, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Aug 27, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,351Apr 3, 2026Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,679Aug 27, 2026Updated last week
- VeeR EH2 core☆276Jul 20, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- VeeR EL2 Core☆341Updated this week