RSD: RISC-V Out-of-Order Superscalar Processor
☆1,189Jul 15, 2026Updated last week
Alternatives and similar repositories for rsd
Users that are interested in rsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆549Apr 8, 2024Updated 2 years ago
- VeeR EH1 core☆959Jul 16, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆190Apr 4, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- ☆2,167Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- ☆323Jan 23, 2026Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The OpenPiton Platform☆803Feb 25, 2026Updated 5 months ago
- Common SystemVerilog components☆768Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Updated this week
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆301Jun 16, 2026Updated last month
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- VeeR EH2 core☆274Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- VeeR EL2 Core☆342Updated this week