rsd-devel / rsdLinks
RSD: RISC-V Out-of-Order Superscalar Processor
☆1,111Updated this week
Alternatives and similar repositories for rsd
Users that are interested in rsd are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆900Updated 2 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,638Updated last week
- ☆1,069Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,659Updated this week
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆968Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Digital Design with Chisel☆863Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- educational microarchitectures for risc-v isa☆720Updated last month
- ☆1,709Updated this week
- ☆598Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Modular hardware build system☆1,093Updated this week
- VRoom! RISC-V CPU☆511Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- RISC-V Opcodes☆807Updated last week
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆491Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago