RSD: RISC-V Out-of-Order Superscalar Processor
☆1,157Feb 21, 2026Updated last month
Alternatives and similar repositories for rsd
Users that are interested in rsd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆522Apr 8, 2024Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- educational microarchitectures for risc-v isa☆742Sep 1, 2025Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- ☆1,939Updated this week
- VRoom! RISC-V CPU☆517Sep 2, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- ☆309Jan 23, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- ☆261Dec 22, 2022Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆377Oct 19, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- VeeR EL2 Core☆323Mar 12, 2026Updated 2 weeks ago