Working Draft of the RISC-V J Extension Specification
☆195Mar 6, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-j-extension
Users that are interested in riscv-j-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆91Aug 26, 2025Updated 8 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Apr 30, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 28, 2026Updated last week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated 2 months ago
- RISC-V Processor Trace Specification☆217Apr 28, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- RISC-V Architecture Profiles☆185Apr 22, 2026Updated 2 weeks ago
- RISC-V Packed SIMD Extension☆167Updated this week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V cryptography extensions standardisation work.☆412Mar 7, 2026Updated 2 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆69Apr 27, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 29, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆38Dec 8, 2024Updated last year
- ☆22Nov 12, 2020Updated 5 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- ☆38Mar 6, 2026Updated 2 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆32Apr 15, 2026Updated 3 weeks ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Apr 8, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Sail RISC-V model☆696Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆32Apr 8, 2026Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- ☆100Apr 18, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Port of Google v8 engine to RISC-V.☆245Nov 10, 2025Updated 5 months ago
- Refinement type checking and inference tool for Rust☆21Updated this week
- RISC-V IOMMU Specification☆157May 2, 2026Updated last week
- ☆16Nov 28, 2024Updated last year
- ☆371Apr 25, 2026Updated 2 weeks ago
- Documentation for the RISC-V Supervisor Binary Interface☆470Apr 7, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Apr 28, 2026Updated last week