Working Draft of the RISC-V J Extension Specification
☆196Mar 6, 2026Updated 6 months ago
Alternatives and similar repositories for riscv-j-extension
Users that are interested in riscv-j-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆91Aug 26, 2025Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- RISC-V Processor Trace Specification☆222Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V IOMMU Specification☆169Updated this week
- RISC-V Debug Specification Standard☆528Aug 26, 2026Updated last week
- CHERI-RISC-V model written in Sail☆69Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- RISC-V Packed SIMD Extension☆180Updated this week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Updated this week
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated this week
- ☆42Dec 8, 2024Updated last year
- ☆23Nov 12, 2020Updated 5 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Jul 21, 2026Updated last month
- ☆145Feb 29, 2024Updated 2 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Aug 20, 2026Updated 2 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Sail RISC-V model☆763Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆40Mar 6, 2026Updated 6 months ago
- ☆32Jul 21, 2026Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 7 months ago
- ☆106Jul 20, 2026Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- ☆24Jun 25, 2026Updated 2 months ago
- Port of Google v8 engine to RISC-V.☆246Nov 10, 2025Updated 9 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- ☆16Nov 28, 2024Updated last year
- ☆380Aug 26, 2026Updated last week
- Documentation for the RISC-V Supervisor Binary Interface☆483Jul 21, 2026Updated last month