Alternatives and similar repositories for riscv-j-extension

Users that are interested in riscv-j-extension are comparing it to the libraries listed below

• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 3 weeks ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆150Updated 3 months ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆182Updated 2 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆117Updated 2 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 6 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆152Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated 3 weeks ago
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆73Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆163Updated 4 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated last week
• riscv / riscv-CMOs
  ☆86Updated 3 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆105Updated 2 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆214Updated last week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• chipsalliance / t1
  The highest performace Cray-like RISC-V Vector in the world.
  ☆270Updated this week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆104Updated 6 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆174Updated 3 weeks ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 7 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆146Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆139Updated this week
• riscv-software-src / riscof
  ☆80Updated 2 months ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated 3 weeks ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆147Updated 2 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆224Updated last year
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆78Updated this week