Alternatives and similar repositories for riscv-j-extension:

Users that are interested in riscv-j-extension are comparing it to the libraries listed below

• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆148Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 11 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆258Updated last month
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆208Updated 11 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆133Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆221Updated 3 months ago
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆156Updated last year
• sifive / wake
  The SiFive wake build tool
  ☆87Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆170Updated this week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆147Updated 2 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆103Updated this week
• riscv-non-isa / riscv-semihosting
  ☆28Updated last month
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated 2 months ago
• riscv / riscv-CMOs
  ☆84Updated 2 years ago
• openhwgroup / corev-gcc
  ☆23Updated 7 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆179Updated 7 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆106Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆166Updated 6 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆61Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆157Updated last month
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆92Updated 3 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆74Updated last year
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆57Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆75Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆143Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• riscv / riscv-aia
  ☆86Updated 3 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆205Updated last week