Alternatives and similar repositories for riscv-j-extension

Users that are interested in riscv-j-extension are comparing it to the libraries listed below

• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 9, 2026Updated last week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• CTSRD-CHERI / sail-cheri-riscv

  View on GitHub
  CHERI-RISC-V model written in Sail
  ☆66Jul 10, 2025Updated 7 months ago
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Jan 11, 2026Updated last month
• riscv-non-isa / iopmp-spec

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆38Feb 9, 2026Updated last week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 9, 2026Updated last week
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• coord-e / thrust

  View on GitHub
  Refinement type checking and inference tool for Rust
  ☆17Updated this week
• openhwgroup / core-v-sw

  View on GitHub
  Main Repo for the OpenHW Group Software Task Group
  ☆17Mar 11, 2025Updated 11 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv / riscv-memory-tagging

  View on GitHub
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Dec 18, 2025Updated last month
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Feb 10, 2026Updated last week
• chipsalliance / tilelink

  View on GitHub
  ☆38Dec 8, 2024Updated last year
• elliottt / easy-smt

  View on GitHub
  Easy SMT solver interaction
  ☆34Feb 3, 2026Updated last week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscv-admin / uarch-side-channels

  View on GitHub
  ☆16Nov 28, 2024Updated last year
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• vul337 / cfi-eval

  View on GitHub
  ☆22Nov 12, 2020Updated 5 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• riscv / riscv-control-transfer-records

  View on GitHub
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Feb 19, 2025Updated 11 months ago
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• riscv-collab / v8

  View on GitHub
  Port of Google v8 engine to RISC-V.
  ☆245Nov 10, 2025Updated 3 months ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• semidynamics / OpenVectorInterface

  View on GitHub
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆37Dec 23, 2021Updated 4 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• chipsalliance / rocket-chip-blocks

  View on GitHub
  RTL blocks compatible with the Rocket Chip Generator
  ☆17Mar 30, 2025Updated 10 months ago
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week