Alternatives and similar repositories for riscv-j-extension:

Users that are interested in riscv-j-extension are comparing it to the libraries listed below

• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆267Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated 2 weeks ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆183Updated last week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆151Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆210Updated last year
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆147Updated 2 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆226Updated 5 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆113Updated last week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆162Updated 3 months ago
• riscv-software-src / riscof
  ☆78Updated last month
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆143Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆145Updated 6 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆534Updated this week
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆192Updated 9 months ago
• riscv / riscv-aia
  ☆89Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated 2 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆77Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆174Updated 9 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year
• SpinalHDL / NaxRiscv
  ☆283Updated last month
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆55Updated 3 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆223Updated last year
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆210Updated 3 weeks ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year