riscv / riscv-j-extensionLinks
Working Draft of the RISC-V J Extension Specification
☆191Updated last week
Alternatives and similar repositories for riscv-j-extension
Users that are interested in riscv-j-extension are comparing it to the libraries listed below
Sorting:
- ☆147Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆280Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Bare metal RISC-V assembly hello world☆60Updated 4 years ago
- The SiFive wake build tool☆91Updated this week
- RISC-V Packed SIMD Extension☆152Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆82Updated this week
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆108Updated this week
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- RISC-V Architecture Profiles☆166Updated last month
- RISC-V IOMMU Specification☆136Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Documentation of the RISC-V C API☆77Updated this week
- ☆290Updated this week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- QEMU with support for CHERI☆61Updated last week
- ☆26Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- ☆96Updated last month
- Rust RISC-V Virtual Machine☆109Updated 2 months ago
- ☆32Updated last week
- The main Embench repository☆292Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated this week
- Fork of LLVM adding CHERI support☆57Updated 2 weeks ago