riscv / riscv-j-extensionView external linksLinks
Working Draft of the RISC-V J Extension Specification
☆194Dec 23, 2025Updated last month
Alternatives and similar repositories for riscv-j-extension
Users that are interested in riscv-j-extension are comparing it to the libraries listed below
Sorting:
- ☆89Aug 26, 2025Updated 5 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Feb 9, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 9, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- RISC-V Packed SIMD Extension☆159Feb 5, 2026Updated last week
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Feb 9, 2026Updated last week
- RISC-V Processor Trace Specification☆207Feb 9, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- Refinement type checking and inference tool for Rust☆17Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- RISC-V cryptography extensions standardisation work.☆403Mar 8, 2024Updated last year
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆26Dec 18, 2025Updated last month
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Feb 10, 2026Updated last week
- ☆38Dec 8, 2024Updated last year
- Easy SMT solver interaction☆34Feb 3, 2026Updated last week
- ☆148Feb 29, 2024Updated last year
- ☆16Nov 28, 2024Updated last year
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- ☆22Nov 12, 2020Updated 5 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- RISC-V Architecture Profiles☆173Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Feb 6, 2026Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- RISC-V IOMMU Specification☆146Feb 8, 2026Updated last week
- Sail RISC-V model☆667Updated this week
- ☆38Jul 9, 2024Updated last year
- ☆32Feb 6, 2026Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- ☆363Updated this week
- Port of Google v8 engine to RISC-V.☆245Nov 10, 2025Updated 3 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 10 months ago
- ☆99Updated this week