Instruction Set Generator initially contributed by Futurewei
☆307Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for force-riscv
Users that are interested in force-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- ☆197Dec 14, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆665Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Sail RISC-V model☆682Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,045Mar 19, 2026Updated last week
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ☆1,145Jan 22, 2026Updated 2 months ago
- RISC-V SystemC-TLM simulator☆346Feb 20, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Linux-capable RISC-V multicore for and by the world☆784Mar 18, 2026Updated last week
- RISC-V Verification Interface☆145Mar 6, 2026Updated 2 weeks ago
- ☆261Dec 22, 2022Updated 3 years ago
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- ☆88Mar 17, 2026Updated last week
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- ☆51Jan 9, 2026Updated 2 months ago
- RISC-V Processor Trace Specification☆209Mar 18, 2026Updated last week