Instruction Set Generator initially contributed by Futurewei
☆306Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for force-riscv
Users that are interested in force-riscv are comparing it to the libraries listed below
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆661Feb 25, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- ☆196Dec 14, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- ☆652Updated this week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Sail RISC-V model☆671Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- ☆258Dec 22, 2022Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last month
- ☆152Oct 6, 2023Updated 2 years ago
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- ☆87Jan 30, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- ☆1,128Jan 22, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week