openhwgroup / force-riscv
Instruction Set Generator initially contributed by Futurewei
☆273Updated last year
Alternatives and similar repositories for force-riscv:
Users that are interested in force-riscv are comparing it to the libraries listed below
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆503Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- VeeR EL2 Core☆266Updated this week
- RISC-V Torture Test☆183Updated 8 months ago
- Verilog Configurable Cache☆172Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- Common SystemVerilog components☆583Updated 2 weeks ago
- ☆168Updated last year
- ☆310Updated 6 months ago
- ☆229Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- ☆275Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆240Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- Chisel examples and code snippets☆246Updated 2 years ago
- RISC-V SystemC-TLM simulator☆297Updated 2 months ago
- ☆544Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆152Updated this week
- Ariane is a 6-stage RISC-V CPU☆132Updated 5 years ago