PLIC Specification
☆152Apr 8, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-plic-spec
Users that are interested in riscv-plic-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆296Jun 5, 2026Updated last week
- ☆42Jan 14, 2022Updated 4 years ago
- ☆91Aug 26, 2025Updated 9 months ago
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- ☆101Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆32Apr 8, 2026Updated 2 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆474May 13, 2026Updated last month
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,482Updated this week
- ☆34Apr 20, 2026Updated last month
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- RISC-V IOMMU Specification☆163Jun 8, 2026Updated last week
- Sail RISC-V model☆719Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Feb 15, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- RISC-V Architecture Profiles☆188Apr 22, 2026Updated last month
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated 2 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 10 months ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- RISC-V Verification Interface☆153Jun 8, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆148Feb 29, 2024Updated 2 years ago
- A RISC-V ELF psABI Document☆848Updated this week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆51Jan 9, 2026Updated 5 months ago
- ☆1,203Jun 3, 2026Updated last week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- RISC-V architecture concurrency model litmus tests☆104May 20, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SiFive OpenEmbedded / Yocto BSP Layer☆56May 22, 2026Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- RISC-V Processor Trace Specification☆216May 25, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- 遍历设备树二进制对象☆16Nov 22, 2025Updated 6 months ago