PLIC Specification
☆156Jul 20, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-plic-spec
Users that are interested in riscv-plic-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Sep 15, 2026Updated last week
- ☆43Jan 14, 2022Updated 4 years ago
- ☆91Aug 26, 2025Updated last year
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- ☆106Jul 20, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆32Jul 21, 2026Updated 2 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆482Jul 21, 2026Updated 2 months ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,534Updated this week
- ☆34Jul 21, 2026Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- RISC-V IOMMU Specification☆171Updated this week
- Sail RISC-V model☆775Updated this week
- ☆12Feb 15, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated 3 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆791Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated 2 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆145Feb 29, 2024Updated 2 years ago
- A RISC-V ELF psABI Document☆856Aug 13, 2026Updated last month
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- ☆54Jan 9, 2026Updated 8 months ago
- ☆1,244Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 5 months ago
- RISC-V Verification Interface☆162Jun 11, 2026Updated 3 months ago
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V Processor Trace Specification☆223Sep 14, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,646Updated this week
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Sep 3, 2026Updated 3 weeks ago
- SiFive OpenEmbedded / Yocto BSP Layer☆58Updated this week
- 调试大师：你见过最强的内核调试器☆36May 6, 2021Updated 5 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated last month