riscv / riscv-plic-specLinks
PLIC Specification
☆140Updated 2 years ago
Alternatives and similar repositories for riscv-plic-spec
Users that are interested in riscv-plic-spec are comparing it to the libraries listed below
Sorting:
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- RISC-V IOMMU Specification☆117Updated 3 weeks ago
- ☆89Updated 2 months ago
- RISC-V Processor Trace Specification☆182Updated 2 weeks ago
- ☆86Updated 3 years ago
- ☆175Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- ☆42Updated 3 years ago
- RISC-V Profiles and Platform Specification☆113Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- RISC-V Torture Test☆195Updated 10 months ago
- ☆80Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- ☆150Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- RISC-V Architecture Profiles☆150Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- Simple machine mode program to probe RISC-V control and status registers☆120Updated 2 years ago
- Documentation for RISC-V Spike☆99Updated 6 years ago
- ☆288Updated 2 months ago
- RISC-V Packed SIMD Extension☆146Updated last year
- AIA IP compliant with the RISC-V AIA spec☆41Updated 4 months ago