PLIC Specification
☆158Jul 20, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-plic-spec
Users that are interested in riscv-plic-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 28, 2026Updated last week
- ☆43Jan 14, 2022Updated 4 years ago
- ☆109Jul 20, 2026Updated 3 months ago
- ☆90Aug 26, 2025Updated last year
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documentation for the RISC-V Supervisor Binary Interface☆484Jul 21, 2026Updated 3 months ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated 2 years ago
- ☆32Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V IOMMU Specification☆172Updated this week
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- Sail RISC-V model☆793Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Open Source Supervisor Binary Interface☆1,560Updated this week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- ☆13Sep 19, 2023Updated 3 years ago
- RISC-V Specific Device Tree Documentation☆44Jul 9, 2024Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- ☆34Jul 21, 2026Updated 3 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- A RISC-V ELF psABI Document☆857Oct 27, 2026Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- ☆143Feb 29, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated 3 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 4 years ago
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- RISC-V Assembly Programmer's Manual☆1,659Oct 19, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Sep 3, 2026Updated 2 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆27Updated this week
- ☆204Dec 14, 2023Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆1,258Oct 19, 2026Updated 2 weeks ago
- SiFive OpenEmbedded / Yocto BSP Layer☆58Updated this week