Alternatives and similar repositories for riscv-plic-spec

Users that are interested in riscv-plic-spec are comparing it to the libraries listed below

• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv / riscv-aia

  View on GitHub
  ☆99Feb 6, 2026Updated last week
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆452Feb 6, 2026Updated last week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Jan 8, 2026Updated last month
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆46Jan 27, 2025Updated last year
• rustsbi / plic

  View on GitHub
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Oct 13, 2022Updated 3 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago
• YdrMaster / dtb-walker

  View on GitHub
  遍历设备树二进制对象
  ☆14Nov 22, 2025Updated 2 months ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Updated this week
• riscv-non-isa / tg-nexus-trace

  View on GitHub
  RISC-V Nexus Trace TG documentation and reference code
  ☆57Feb 6, 2026Updated last week
• janweinstock / or1kmvp

  View on GitHub
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Mar 25, 2025Updated 10 months ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• riscv-verification / RVVI

  View on GitHub
  RISC-V Verification Interface
  ☆141Jan 28, 2026Updated 2 weeks ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆830Feb 6, 2026Updated last week
• rustsbi / sbi-rt

  View on GitHub
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Jan 10, 2024Updated 2 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,017Feb 4, 2026Updated last week
• kprasadvnsi / JH71xx-tools

  View on GitHub
  Bootloader recovery and updater tool for StarFive JH71x0 SoCs.
  ☆15Apr 30, 2022Updated 3 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,117Jan 22, 2026Updated 3 weeks ago
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 2 years ago
• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆193Dec 14, 2023Updated 2 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated last year
• rustsbi / rustsbi-hifive-unmatched

  View on GitHub
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Jul 20, 2023Updated 2 years ago