riscv / riscv-plic-spec
PLIC Specification
☆133Updated last year
Related projects ⓘ
Alternatives and complementary repositories for riscv-plic-spec
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆247Updated last week
- ☆81Updated this week
- RISC-V Processor Trace Specification☆164Updated last week
- ☆65Updated last month
- RISC-V IOMMU Specification☆96Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆225Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆145Updated last week
- ☆161Updated 11 months ago
- RISC-V architecture concurrency model litmus tests☆71Updated last year
- ☆81Updated 2 years ago
- RISC-V Torture Test☆167Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆266Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 4 months ago
- Bare Metal Compatibility Library for the Freedom Platform☆155Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆216Updated 2 weeks ago
- RISC-V Architecture Profiles☆119Updated 3 weeks ago
- ☆39Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆131Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- ☆269Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆125Updated 2 years ago
- OpenXuantie - OpenE906 Core☆137Updated 4 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆80Updated 2 weeks ago
- ☆150Updated 8 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 4 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- RISC-V Packed SIMD Extension☆141Updated last year