Fork of OpenOCD that has RISC-V support
☆519Jul 17, 2026Updated last week
Alternatives and similar repositories for riscv-openocd
Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Debug Specification Standard☆521Jul 21, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆318Updated this week
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 9 months ago
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GNU toolchain for RISC-V, including GCC☆4,574Jul 15, 2026Updated 2 weeks ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- ☆373May 22, 2023Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- RISC-V port of newlib☆105Mar 15, 2022Updated 4 years ago
- ☆1,229Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,509Updated this week
- ☆54Jan 9, 2026Updated 6 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 4 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Instruction Set Manual☆4,734Updated this week
- Official OpenOCD Read-Only Mirror (no pull requests)☆2,271Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆757Updated this week
- Rocket Chip Generator☆3,826Jun 2, 2026Updated last month
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Opcodes☆873Jul 20, 2026Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆218Jul 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,269May 29, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆704Jul 17, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆490May 8, 2026Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆691Jul 16, 2025Updated last year
- Fork of OpenOCD that has RISC-V microcontroller support☆36Nov 6, 2025Updated 8 months ago