Fork of OpenOCD that has RISC-V support
☆512Oct 9, 2025Updated 5 months ago
Alternatives and similar repositories for riscv-openocd
Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- Spike, a RISC-V ISA Simulator☆3,047Updated this week
- GNU toolchain for RISC-V, including GCC☆4,416Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Mar 20, 2026Updated last week
- ☆373May 22, 2023Updated 2 years ago
- RISC-V port of newlib☆102Mar 15, 2022Updated 4 years ago
- ☆1,147Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,418Mar 22, 2026Updated last week
- ☆51Jan 9, 2026Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆148Feb 29, 2024Updated 2 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,549Updated this week
- ☆665Updated this week
- Official OpenOCD Read-Only Mirror (no pull requests)☆2,137Mar 8, 2026Updated 3 weeks ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- RISC-V Opcodes☆842Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,184Dec 22, 2022Updated 3 years ago
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆211Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆408Mar 7, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- Fork of OpenOCD that has RISC-V microcontroller support☆35Nov 6, 2025Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- Chisel/Firrtl execution engine☆156Aug 21, 2024Updated last year