Fork of OpenOCD that has RISC-V support
☆516Oct 9, 2025Updated 8 months ago
Alternatives and similar repositories for riscv-openocd
Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- ☆373May 22, 2023Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated last week
- RISC-V port of newlib☆104Mar 15, 2022Updated 4 years ago
- ☆1,203Jun 3, 2026Updated 2 weeks ago
- RISC-V Open Source Supervisor Binary Interface☆1,482Updated this week
- ☆52Jan 9, 2026Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆148Feb 29, 2024Updated 2 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,665Updated this week
- Official OpenOCD Read-Only Mirror (no pull requests)☆2,230Jun 11, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆216May 25, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆272Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- Fork of OpenOCD that has RISC-V microcontroller support☆35Nov 6, 2025Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year