Fork of OpenOCD that has RISC-V support
☆517Jul 17, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-openocd
Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆328Sep 15, 2026Updated last week
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆584Jul 1, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆709Oct 2, 2025Updated 11 months ago
- Spike, a RISC-V ISA Simulator☆3,238Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GNU toolchain for RISC-V, including GCC☆4,626Aug 27, 2026Updated last month
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- ☆367May 22, 2023Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Sep 15, 2026Updated last week
- RISC-V port of newlib☆106Mar 15, 2022Updated 4 years ago
- ☆1,246Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,537Sep 18, 2026Updated last week
- ☆54Jan 9, 2026Updated 8 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,131Updated this week
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 4 years ago
- ☆145Feb 29, 2024Updated 2 years ago
- RISC-V Instruction Set Manual☆4,829Updated this week
- Official OpenOCD Read-Only Mirror (no pull requests)☆2,336Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆793Updated this week
- Rocket Chip Generator☆3,874Sep 13, 2026Updated 2 weeks ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Opcodes☆878Sep 18, 2026Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆224Sep 14, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,300Aug 26, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆344Dec 11, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆281Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Fork of OpenOCD that has RISC-V microcontroller support☆39Nov 6, 2025Updated 10 months ago