Fork of OpenOCD that has RISC-V support
☆516Oct 9, 2025Updated 7 months ago
Alternatives and similar repositories for riscv-openocd
Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- Spike, a RISC-V ISA Simulator☆3,096Updated this week
- GNU toolchain for RISC-V, including GCC☆4,471Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- ☆373May 22, 2023Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Apr 30, 2026Updated last week
- RISC-V port of newlib☆103Mar 15, 2022Updated 4 years ago
- ☆1,180May 1, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,454Apr 8, 2026Updated last month
- ☆51Jan 9, 2026Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆148Feb 29, 2024Updated 2 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,603Updated this week
- Official OpenOCD Read-Only Mirror (no pull requests)☆2,178Apr 29, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- RISC-V Opcodes☆853Updated this week
- Rocket Chip Generator☆3,757Apr 21, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆217Apr 28, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆677Apr 16, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- RISC-V cryptography extensions standardisation work.☆412Mar 7, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 3 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- Fork of OpenOCD that has RISC-V microcontroller support☆35Nov 6, 2025Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year