riscv-collab/riscv-openocd external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-collab/riscv-openocd

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-collab/riscv-openocd)

Close

riscv-collab / riscv-openocdView on GitHubMore

• External links
• Readme badge

Fork of OpenOCD that has RISC-V support

☆517Jul 17, 2026Updated 3 months ago

Alternatives and similar repositories for riscv-openocd

Users that are interested in riscv-openocd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆530Aug 26, 2026Updated last month
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆331Sep 15, 2026Updated last month
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆710Oct 2, 2025Updated last year
• sifive / freedom-e-sdk

  View on GitHub
  Open Source Software for Developing on the Freedom E Platform - Deprecated
  ☆583Jul 1, 2024Updated 2 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,255Updated this week
• End-to-end encrypted cloud storage - Proton Drive • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,645Aug 27, 2026Updated last month
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆152Jul 7, 2022Updated 4 years ago
• riscvarchive / riscv-gcc

  View on GitHub
  ☆367May 22, 2023Updated 3 years ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,549Sep 28, 2026Updated 2 weeks ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆302Oct 5, 2026Updated last week
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆106Mar 15, 2022Updated 4 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,255Updated this week
• riscv / riscv-test-env

  View on GitHub
  ☆54Jan 9, 2026Updated 9 months ago
• riscv-boom / riscv-coremark

  View on GitHub
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆75Jul 19, 2024Updated 2 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• openhwfoundation / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆3,162Updated this week
• sifive / sifive-blocks

  View on GitHub
  Common RTL blocks used in SiFive's projects
  ☆194May 13, 2022Updated 4 years ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,854Updated this week
• openocd-org / openocd

  View on GitHub
  Official OpenOCD Read-Only Mirror (no pull requests)
  ☆2,357Updated this week
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆800Updated this week
• riscvarchive / riscv-dejagnu

  View on GitHub
  DejaGnu RISC-V port
  ☆14May 23, 2022Updated 4 years ago
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆65Mar 31, 2019Updated 7 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆144Feb 29, 2024Updated 2 years ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆885Updated this week
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,887Sep 13, 2026Updated last month
• riscv-mcu / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V microcontroller support
  ☆39Nov 6, 2025Updated 11 months ago
• openhwfoundation / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,314Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆224Oct 5, 2026Updated last week
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,196Dec 22, 2022Updated 3 years ago
• openhwfoundation / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆730Sep 14, 2026Updated last month
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆221Mar 20, 2024Updated 2 years ago
• openhwfoundation / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆232Jan 11, 2026Updated 9 months ago
• syntacore / scr1

  View on GitHub
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆1,007Nov 15, 2024Updated last year
• GPUs on demand by Runpod - Special Offer Available • Ad
  Run AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
• chipsalliance / VeeRwolf

  View on GitHub
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆343Dec 11, 2024Updated last year
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,290Updated this week
• openhwfoundation / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆284Nov 6, 2024Updated last year
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆410Mar 7, 2026Updated 7 months ago
• pulp-platform / pulpissimo

  View on GitHub
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆500May 8, 2026Updated 5 months ago
• pulp-platform / jtag_dpi

  View on GitHub
  JTAG DPI module for SystemVerilog RTL simulations
  ☆32Oct 30, 2015Updated 10 years ago
• sergeykhbr / riscv_vhdl

  View on GitHub
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆697Jul 16, 2025Updated last year