Alternatives and similar repositories for riscv-openocd:

Users that are interested in riscv-openocd are comparing it to the libraries listed below

• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆478Updated 3 weeks ago
• riscvarchive / riscv-gcc
  ☆369Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆343Updated 8 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆614Updated last month
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆549Updated this week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆260Updated 2 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆862Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆867Updated 3 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆863Updated 4 years ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆134Updated this week
• chipsalliance / Cores-VeeR-EH2
  ☆231Updated 2 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆176Updated last week
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆596Updated last year
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆620Updated 2 weeks ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• riscv-software-src / riscv-tests
  ☆957Updated 3 weeks ago
• embench / embench-iot
  The main Embench repository
  ☆270Updated 6 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,494Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆268Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆904Updated 4 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆523Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆308Updated 3 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆733Updated this week
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆380Updated last week