⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
☆229Nov 22, 2023Updated 2 years ago
Alternatives and similar repositories for snitch
Users that are interested in snitch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆539Aug 19, 2026Updated last week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆714Aug 13, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Aug 24, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,279Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆336Aug 14, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Aug 20, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Aug 21, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆567Nov 26, 2024Updated last year
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- VeeR EL2 Core☆344Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆192Jul 27, 2026Updated last month
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- ☆17Mar 21, 2026Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆93Apr 1, 2026Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,876Updated this week