pulp-platform / snitchLinks
⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
☆226Updated last year
Alternatives and similar repositories for snitch
Users that are interested in snitch are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- ☆190Updated last year
- ☆148Updated 2 years ago
- ☆298Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆288Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V Torture Test☆200Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Verilog Configurable Cache☆184Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ☆147Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆216Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago