pulp-platform / snitchLinks
⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
☆225Updated last year
Alternatives and similar repositories for snitch
Users that are interested in snitch are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- RISC-V Torture Test☆196Updated 11 months ago
- VeeR EL2 Core☆286Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- ☆179Updated last year
- Verilog Configurable Cache☆178Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last month
- ☆138Updated last year
- ☆238Updated 2 years ago
- ☆331Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- ☆289Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆153Updated 3 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆298Updated last week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆375Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- Fabric generator and CAD tools.☆187Updated last week
- RISC-V CPU Core☆337Updated 2 weeks ago