⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
☆230Nov 22, 2023Updated 2 years ago
Alternatives and similar repositories for snitch
Users that are interested in snitch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆152Oct 2, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- The multi-core cluster of a PULP system.☆119Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆499May 8, 2026Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆213Sep 28, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- VeeR EL2 Core☆346Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆196Jul 27, 2026Updated 2 months ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- ☆17Oct 3, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month