pulp-platform / snitchLinks
⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
☆224Updated last year
Alternatives and similar repositories for snitch
Users that are interested in snitch are comparing it to the libraries listed below
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- ☆175Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- RISC-V CPU Core☆327Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆163Updated 4 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆294Updated last week
- RISC-V Torture Test☆195Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- ☆288Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- ☆238Updated 2 years ago
- ☆135Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆275Updated last week
- RISC-V Formal Verification Framework☆139Updated this week
- The multi-core cluster of a PULP system.☆97Updated last week