mmicko / cross-fpgaView external linksLinks
Cross compile FPGA tools
☆21Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for cross-fpga
Users that are interested in cross-fpga are comparing it to the libraries listed below
Sorting:
- ☆25Jan 16, 2019Updated 7 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated last year
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Sep 26, 2019Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 8 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 5, 2026Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 weeks ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- FPGA ULX2/3 JTAG programmer☆42Nov 2, 2022Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago