Alternatives and similar repositories for riscv-binutils-gdb

Users that are interested in riscv-binutils-gdb are comparing it to the libraries listed below

• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆184Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated last month
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• riscvarchive / riscv-gcc
  ☆369Updated 2 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆98Updated 3 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 7 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆153Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated this week
• riscv / riscv-CMOs
  ☆86Updated 3 years ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆79Updated 3 weeks ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆290Updated last month
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated last month
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆158Updated 4 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated 11 months ago
• embench / embench-iot
  The main Embench repository
  ☆282Updated 9 months ago
• riscv-non-isa / riscv-arch-test
  ☆567Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆258Updated 2 months ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆487Updated last week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆214Updated last month
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆203Updated 4 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆288Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆337Updated last week
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆466Updated 4 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆100Updated 6 years ago