scarv / xcryptoLinks
XCrypto: a cryptographic ISE for RISC-V
☆92Updated 2 years ago
Alternatives and similar repositories for xcrypto
Users that are interested in xcrypto are comparing it to the libraries listed below
Sorting:
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆28Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V Configuration Structure☆41Updated 11 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- Naive Educational RISC V processor☆89Updated last week
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- ☆56Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- ☆25Updated 7 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- Yet Another RISC-V Implementation☆98Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago