scarv / xcryptoLinks
XCrypto: a cryptographic ISE for RISC-V
☆93Updated 2 years ago
Alternatives and similar repositories for xcrypto
Users that are interested in xcrypto are comparing it to the libraries listed below
Sorting:
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- RISC-V Configuration Structure☆41Updated 11 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆28Updated last year
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 6 months ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- Naive Educational RISC V processor☆88Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- An open-source custom cache generator.☆34Updated last year
- Mutation Cover with Yosys (MCY)☆87Updated last month
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- PicoRV☆44Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- CoreScore☆163Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- FPGA tool performance profiling☆102Updated last year
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆31Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 6 years ago