scarv / xcryptoLinks
XCrypto: a cryptographic ISE for RISC-V
☆93Updated 2 years ago
Alternatives and similar repositories for xcrypto
Users that are interested in xcrypto are comparing it to the libraries listed below
Sorting:
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆15Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆27Updated 10 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- An open-source custom cache generator.☆34Updated last year
- RISC-V Configuration Structure☆38Updated 7 months ago
- ☆81Updated last year
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆85Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Open Source AES☆31Updated last year
- Demo SoC for SiliconCompiler.☆59Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆19Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- ☆31Updated 7 years ago