XCrypto: a cryptographic ISE for RISC-V
☆93Jan 5, 2023Updated 3 years ago
Alternatives and similar repositories for xcrypto
Users that are interested in xcrypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 7 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆40Feb 4, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- PAF (the Physical Attack Framework) is a framework for learning about physical attacks: fault injection and side channels☆26Nov 20, 2025Updated 10 months ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- Overview of Kylin Network☆13Jun 3, 2021Updated 5 years ago
- Hardware implementation of Saber☆10Jul 14, 2020Updated 6 years ago
- Prince cipher source code in C99 and test vectors with intermediate values☆15May 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 全方位控诉Windows的使用和开发体验☆12Jun 30, 2020Updated 6 years ago
- ☆13Sep 6, 2021Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆15Updated this week
- Betrusted embedded controller (UP5K)☆50Dec 22, 2023Updated 2 years ago
- Around applying the VDF construcrtion based on isogenies between super-signular elliptic curves☆14Oct 19, 2021Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Rust implementation of Zcash multi-signautres☆13Jun 23, 2019Updated 7 years ago
- A design for doing more private Signal groups using anonymous credentials based on algebraic MACs.☆14Dec 20, 2019Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- BLST-Verification☆23Apr 22, 2026Updated 5 months ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- ☆15Apr 8, 2022Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- ☆14May 3, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V instruction set extensions for SM4 block cipher☆22Mar 6, 2020Updated 6 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆42Oct 6, 2026Updated last week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- FOSSi Foundation Website☆19Oct 5, 2024Updated 2 years ago
- Provides common files for instances of mupq, e.g., for pqm4 and pqriscv☆15Jan 6, 2026Updated 9 months ago