riscv-software-src/opensbi external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-software-src/opensbi

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-software-src/opensbi)

Close

riscv-software-src / opensbiView on GitHubMore

• External links
• Readme badge

RISC-V Open Source Supervisor Binary Interface

☆1,379Updated this week

Alternatives and similar repositories for opensbi

Users that are interested in opensbi are comparing it to the libraries listed below

• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated 3 weeks ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,023Feb 13, 2026Updated 2 weeks ago
• rustsbi / rustsbi

  View on GitHub
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,247Feb 10, 2026Updated 2 weeks ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,368Feb 13, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,612Updated this week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,500Feb 20, 2026Updated last week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated 3 weeks ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆839Feb 21, 2026Updated last week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,123Jan 22, 2026Updated last month
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated 3 weeks ago
• sifiveinc / freedom-u-sdk

  View on GitHub
  Freedom U Software Development Kit (FUSDK)
  ☆296Jan 23, 2026Updated last month
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆509Oct 9, 2025Updated 4 months ago
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,696Updated this week
• riscv / riscv-arch-test

  View on GitHub
  ☆649Updated this week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆671Updated this week
• u-boot / u-boot

  View on GitHub
  "Das U-Boot" Source Tree
  ☆4,952Updated this week
• mit-pdos / xv6-riscv

  View on GitHub
  Xv6 for RISC-V
  ☆9,257Dec 17, 2025Updated 2 months ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,079Feb 5, 2026Updated 3 weeks ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated 3 weeks ago
• OpenXiangShan / NEMU

  View on GitHub
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆311Updated this week
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,817Feb 18, 2026Updated last week
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,026Feb 11, 2026Updated 2 weeks ago
• d0iasm / rvemu

  View on GitHub
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆939May 29, 2024Updated last year
• riscv-admin / riscv-uefi-edk2-docs

  View on GitHub
  Documentation and status of UEFI on RISC-V
  ☆64Aug 25, 2021Updated 4 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆175Feb 18, 2026Updated last week
• keystone-enclave / keystone

  View on GitHub
  Keystone Enclave (QEMU + HiFive Unleashed)
  ☆520Mar 10, 2025Updated 11 months ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• XUANTIE-RV / openc910

  View on GitHub
  OpenXuantie - OpenC910 Core
  ☆1,389Jun 28, 2024Updated last year
• rust-embedded / riscv

  View on GitHub
  Low level access to RISC-V processors
  ☆1,067Feb 9, 2026Updated 2 weeks ago
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,143Feb 20, 2026Updated last week
• riscv / meta-riscv

  View on GitHub
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆425Feb 19, 2026Updated last week
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆147Updated this week
• OpenXiangShan / XiangShan

  View on GitHub
  Open-source high-performance RISC-V processor
  ☆6,875Updated this week
• verilator / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,381Updated this week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• sifiveinc / meta-sifive

  View on GitHub
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Jan 23, 2026Updated last month