RISC-V Open Source Supervisor Binary Interface
☆1,525Aug 20, 2026Updated last week
Alternatives and similar repositories for opensbi
Users that are interested in opensbi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the RISC-V Supervisor Binary Interface☆482Jul 21, 2026Updated last month
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆3,209Updated this week
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,309Updated this week
- GNU toolchain for RISC-V, including GCC☆4,595Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Assembly Programmer's Manual☆1,636Aug 18, 2026Updated last week
- PLIC Specification☆156Jul 20, 2026Updated last month
- RISC-V Instruction Set Manual☆4,790Updated this week
- RISC-V Opcodes☆872Updated this week
- ☆1,238Aug 14, 2026Updated 2 weeks ago
- A RISC-V ELF psABI Document☆851Aug 13, 2026Updated 2 weeks ago
- Freedom U Software Development Kit (FUSDK)☆306Updated this week
- Freedom U540-C000 Bootloader Code☆90Jul 13, 2020Updated 6 years ago
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "Das U-Boot" Source Tree☆5,216Updated this week
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- Linux KVM RISC-V repo☆65Aug 17, 2026Updated last week
- RISC-V IOMMU Specification☆169Aug 2, 2026Updated 3 weeks ago
- Keystone Enclave (QEMU + HiFive Unleashed)☆536Aug 3, 2026Updated 3 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆777Updated this week
- Xv6 for RISC-V☆10,271Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆346Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Sail RISC-V model☆756Updated this week
- Documentation and status of UEFI on RISC-V☆64Aug 25, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,471Jun 28, 2024Updated 2 years ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- ☆34Jul 21, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source high-performance RISC-V processor☆7,224Updated this week
- OpenEmbedded/Yocto layer for RISC-V Architecture☆445Aug 17, 2026Updated last week
- RISC-V Debug Specification Standard☆527Updated this week
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆957May 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,764Updated this week