Alternatives and similar repositories for opensbi

Users that are interested in opensbi are comparing it to the libraries listed below

• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆440Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆665Updated last month
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,579Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆809Updated last week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆811Updated 2 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,887Updated last week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆512Updated last year
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscv-software-src / riscv-tests
  ☆1,080Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,167Updated 2 years ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆296Updated last month
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,216Updated last week
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆496Updated last month
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆473Updated 4 years ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,049Updated last year
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆410Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆604Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆496Updated this week
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆357Updated 2 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,002Updated 6 months ago
• mit-pdos / xv6-riscv-book
  Text describing xv6 on RISC-V
  ☆789Updated 2 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆625Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,339Updated last year
• cccriscv / mini-riscv-os
  Build a minimal multi-tasking OS kernel for RISC-V from scratch
  ☆475Updated 2 years ago
• starfive-tech / VisionFive2
  ☆519Updated 2 weeks ago
• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆902Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆901Updated 4 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆715Updated 3 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆280Updated this week