RISC-V Open Source Supervisor Binary Interface
☆1,506Jul 17, 2026Updated this week
Alternatives and similar repositories for opensbi
Users that are interested in opensbi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the RISC-V Supervisor Binary Interface☆479May 13, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆706Oct 2, 2025Updated 9 months ago
- Spike, a RISC-V ISA Simulator☆3,177Updated this week
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,297May 18, 2026Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆4,567Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V Assembly Programmer's Manual☆1,637Updated this week
- PLIC Specification☆154Apr 8, 2026Updated 3 months ago
- RISC-V Instruction Set Manual☆4,726Updated this week
- RISC-V Opcodes☆872Jul 11, 2026Updated last week
- ☆1,222Jun 3, 2026Updated last month
- A RISC-V ELF psABI Document☆853Jul 1, 2026Updated 2 weeks ago
- Freedom U Software Development Kit (FUSDK)☆302Updated this week
- Freedom U540-C000 Bootloader Code☆90Jul 13, 2020Updated 6 years ago
- Fork of OpenOCD that has RISC-V support☆519Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- "Das U-Boot" Source Tree☆5,138Updated this week
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Linux KVM RISC-V repo☆64Updated this week
- RISC-V IOMMU Specification☆165Updated this week
- Keystone Enclave (QEMU + HiFive Unleashed)☆535Mar 10, 2025Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆753Updated this week
- Xv6 for RISC-V☆10,082Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆338Updated this week
- Sail RISC-V model☆737Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documentation and status of UEFI on RISC-V☆64Aug 25, 2021Updated 4 years ago
- RISC-V Architecture Profiles☆191Apr 22, 2026Updated 2 months ago
- KVM RISC-V HowTOs☆49Jun 9, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- ☆34Jun 16, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆218Mar 20, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,149Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenEmbedded/Yocto layer for RISC-V Architecture☆441Updated this week
- OpenXuantie - OpenC910 Core☆1,456Jun 28, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆520Apr 8, 2026Updated 3 months ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆952May 29, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,196Feb 11, 2026Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,729Updated this week