Alternatives and similar repositories for sail:

Users that are interested in sail are comparing it to the libraries listed below

• riscv / sail-riscv
  Sail RISC-V model
  ☆536Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆704Updated 3 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆527Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆601Updated 3 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆740Updated 8 months ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆444Updated 3 years ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,009Updated last week
• Boolector / boolector
  A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.
  ☆347Updated 8 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆151Updated 6 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆265Updated 9 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆449Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆210Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆755Updated last month
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆248Updated this week
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated 2 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆712Updated 2 months ago
• vellvm / vellvm
  The Vellvm (Verified LLVM) coq development.
  ☆428Updated last week
• riscv-software-src / riscv-tests
  ☆992Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆631Updated last week
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆323Updated 3 years ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆926Updated this week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆143Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 9 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago