rems-project / sail

Related projects ⓘ

Alternatives and complementary repositories for sail

• riscv / sail-riscv
  Sail RISC-V model
  ☆461Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆499Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆396Updated 2 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆681Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 8 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆955Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆140Updated last month
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆197Updated 4 years ago
• vellvm / vellvm
  The Vellvm (Verified LLVM) coq development.
  ☆400Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆169Updated last month
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆156Updated last year
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆136Updated last week
• mit-plv / bedrock2
  A work-in-progress language and compiler for verified low-level programming
  ☆296Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆310Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆134Updated 4 months ago
• cucapra / filament
  Fearless hardware design
  ☆161Updated last week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆357Updated last year
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆253Updated 3 months ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆211Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆731Updated 3 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆594Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆406Updated 2 weeks ago
• Boolector / boolector
  A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.
  ☆335Updated 2 months ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆436Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,004Updated 2 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆250Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆459Updated 2 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆142Updated last month
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆366Updated 8 months ago