rems-project / sail
Sail architecture definition language
β680Updated this week
Alternatives and similar repositories for sail:
Users that are interested in sail are comparing it to the libraries listed below
- Sail RISC-V modelβ502Updated this week
- A core language for rule-based hardware design π¦β147Updated 4 months ago
- RISC-V simulator for x86-64β694Updated 3 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)β263Updated 6 months ago
- UCLID5: formal modeling, verification, and synthesis of computational systemsβ138Updated last month
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Blβ¦β199Updated 4 years ago
- RISC-V Formal Verification Frameworkβ592Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generatorsβ517Updated this week
- Bluespec Compiler (BSC)β977Updated 2 weeks ago
- A formal semantics of the RISC-V ISA in Haskellβ161Updated last year
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.β341Updated 5 months ago
- Low Level Hardware Description β A foundation for building hardware design tools.β406Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extensionβ208Updated 11 months ago
- Working Draft of the RISC-V J Extension Specificationβ176Updated this week
- RISC-V Opcodesβ720Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performanceβ362Updated last year
- A work-in-progress language and compiler for verified low-level programmingβ302Updated last week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from htβ¦β423Updated 10 months ago
- A Just-In-Time Compiler for Verilog from VMware Researchβ438Updated 3 years ago
- Working Draft of the RISC-V Debug Specification Standardβ473Updated this week
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays aβ¦β238Updated 2 weeks ago
- The Vellvm (Verified LLVM) coq development.β417Updated this week
- Fearless hardware designβ175Updated last week
- RISC-V cryptography extensions standardisation work.β375Updated 11 months ago
- Time-sensitive affine types for predictable hardware generationβ138Updated 7 months ago
- A hardware compiler based on LLHD and CIRCTβ256Updated last year
- Flexible Intermediate Representation for RTLβ737Updated 6 months ago
- RISC-V Proxy Kernelβ605Updated 2 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verificationβ146Updated 4 months ago
- Tools to process ARM's Machine Readable Architecture Specificationβ126Updated 5 years ago