Sail architecture definition language
☆967Nov 6, 2026Updated this week
Alternatives and similar repositories for sail
Users that are interested in sail are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sail RISC-V model☆797Updated this week
- Symbolic execution tool for Sail ISA specifications☆101Sep 23, 2026Updated last month
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆98Oct 13, 2026Updated 3 weeks ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- CHERI-RISC-V model written in Sail☆69Oct 18, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Lem semantic definition language☆166Jun 10, 2026Updated 4 months ago
- The Vellvm (Verified LLVM) coq development.☆505Updated this week
- A work-in-progress language and compiler for verified low-level programming☆342Oct 23, 2026Updated 2 weeks ago
- Semantics of x86-64 in K☆180Mar 4, 2020Updated 6 years ago
- Example implementation of Intel ISA Specification Language☆63Sep 16, 2026Updated last month
- Semantic model for aspects of ELF static linking and DWARF debug information☆64Updated this week
- Circuit IR Compilers and Tools☆2,270Updated this week
- Verified Software Toolchain☆516Updated this week
- CakeML: A Verified Implementation of ML☆1,222Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆96Jul 15, 2026Updated 3 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- Metaprogramming, verified meta-theory and implementation of Rocq in Rocq☆569Updated this week
- A Library for Representing Recursive and Impure Programs in Coq☆261Updated this week
- The CompCert formally-verified C compiler☆2,270Updated this week
- Bluespec Compiler (BSC)☆1,150Updated this week
- Cerberus C semantics☆104Oct 30, 2026Updated last week
- Automatic verification of LLVM optimizations☆1,202Oct 26, 2026Updated last week
- Armv8 Native Code Symbolic Simulator in Lean☆120Jul 8, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- Rocq framework to define the semantics of CPU architectures☆40Updated this week
- Crucible is a library for symbolic simulation of imperative programs☆781Updated this week
- The Ott tool for writing definitions of programming languages and calculi☆429Sep 16, 2026Updated last month
- Verified Intermediate Representation☆138Updated this week
- A verification toolchain for Rust programs☆1,162Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- cvc5 is an open-source automatic theorem prover for Satisfiability Modulo Theories (SMT) problems.☆1,389Updated this week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spike, a RISC-V ISA Simulator☆3,273Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- A minimal development of SSA theory☆273Jul 28, 2026Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆136Updated this week
- Embeddable Lambda Prolog Interpreter☆382Updated this week
- A mechanisation of Wasm in Rocq☆128Oct 13, 2026Updated 3 weeks ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago