Alternatives and similar repositories for sail

Users that are interested in sail are comparing it to the libraries listed below

• riscv / sail-riscv
  Sail RISC-V model
  ☆613Updated last week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆149Updated 2 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆161Updated 3 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆548Updated this week
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆281Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,050Updated last week
• vellvm / vellvm
  The Vellvm (Verified LLVM) coq development.
  ☆441Updated 2 weeks ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆709Updated 3 years ago
• Boolector / boolector
  A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.
  ☆352Updated last year
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆170Updated 2 years ago
• SRI-CSL / yices2
  SRI Yices SMT Solver
  ☆429Updated last month
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 3 weeks ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆421Updated 3 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆161Updated 2 months ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆271Updated this week
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆273Updated last year
• cucapra / filament
  Fearless hardware design
  ☆181Updated last month
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• mit-plv / bedrock2
  A work-in-progress language and compiler for verified low-level programming
  ☆313Updated 2 weeks ago
• AliveToolkit / alive2
  Automatic verification of LLVM optimizations
  ☆983Updated last week
• seL4 / l4v
  seL4 specification and proofs
  ☆566Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆612Updated 3 years ago
• PrincetonUniversity / VST
  Verified Software Toolchain
  ☆472Updated last week
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated last year
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆447Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆480Updated last year