Alternatives and similar repositories for sail:

Users that are interested in sail are comparing it to the libraries listed below

• riscv / sail-riscv
  Sail RISC-V model
  ☆490Updated this week
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆262Updated 5 months ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆693Updated 2 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆514Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆173Updated 2 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆207Updated 9 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆967Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆146Updated 3 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆160Updated last year
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆137Updated 2 months ago
• cucapra / filament
  Fearless hardware design
  ☆171Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆401Updated 2 years ago
• vellvm / vellvm
  The Vellvm (Verified LLVM) coq development.
  ☆408Updated last week
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆199Updated 4 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆232Updated this week
• Boolector / boolector
  A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.
  ☆338Updated 4 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆360Updated last year
• mit-plv / bedrock2
  A work-in-progress language and compiler for verified low-level programming
  ☆300Updated last week
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆683Updated last month
• verifast / verifast
  Research prototype tool for modular formal verification of C and Java programs
  ☆384Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 5 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• seahorn / seahorn
  SeaHorn Verification Framework
  ☆441Updated 4 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆710Updated last week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆373Updated 10 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆147Updated 3 weeks ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆437Updated 3 years ago
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 10 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆313Updated 2 years ago