Alternatives and similar repositories for sail:

Users that are interested in sail are comparing it to the libraries listed below

• riscv / sail-riscv
  Sail RISC-V model
  ☆517Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆989Updated 3 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆409Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated last year
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆520Updated this week
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆700Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆182Updated last month
• mit-plv / bedrock2
  A work-in-progress language and compiler for verified low-level programming
  ☆303Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 8 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆479Updated last month
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆265Updated 8 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆739Updated 7 months ago
• Boolector / boolector
  A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.
  ☆342Updated 7 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆734Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆435Updated 2 weeks ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆441Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,056Updated 3 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆614Updated last month
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆244Updated last week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆433Updated 11 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆322Updated 3 years ago
• vellvm / vellvm
  The Vellvm (Verified LLVM) coq development.
  ☆421Updated this week
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆709Updated 4 months ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆139Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆709Updated 3 weeks ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago