Sail architecture definition language
☆868Apr 24, 2026Updated last week
Alternatives and similar repositories for sail
Users that are interested in sail are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sail RISC-V model☆696Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆93Apr 27, 2026Updated last week
- Symbolic execution tool for Sail ISA specifications☆89Feb 27, 2026Updated 2 months ago
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 9 months ago
- A work-in-progress language and compiler for verified low-level programming☆328Apr 29, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lem semantic definition language☆155Apr 29, 2026Updated last week
- The Vellvm (Verified LLVM) coq development.☆469Updated this week
- Semantics of x86-64 in K☆170Mar 4, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆166Apr 28, 2026Updated last week
- Armv8 Native Code Symbolic Simulator in Lean☆101Nov 21, 2025Updated 5 months ago
- Crucible is a library for symbolic simulation of imperative programs☆761Updated this week
- Verified Software Toolchain☆494Apr 26, 2026Updated last week
- CakeML: A Verified Implementation of ML☆1,147Updated this week
- Bluespec Compiler (BSC)☆1,103Apr 27, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- Circuit IR Compilers and Tools☆2,107Updated this week
- Creusot helps you prove your Rust code is correct.☆1,568Updated this week
- Metaprogramming, verified meta-theory and implementation of Rocq in Rocq☆519Apr 8, 2026Updated 3 weeks ago
- The CompCert formally-verified C compiler☆2,159Apr 28, 2026Updated last week
- Example implementation of Arm's Architecture Specification Language (ASL)☆56Sep 14, 2025Updated 7 months ago
- Semantic model for aspects of ELF static linking and DWARF debug information☆56Jul 20, 2025Updated 9 months ago
- The Ott tool for writing definitions of programming languages and calculi☆411Mar 10, 2026Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆39Mar 30, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,083Apr 29, 2026Updated last week
- Automatic verification of LLVM optimizations☆1,098Apr 27, 2026Updated last week
- A Library for Representing Recursive and Impure Programs in Coq☆249Jan 22, 2026Updated 3 months ago
- Formal Reasoning About Programs☆727Mar 23, 2026Updated last month
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Type-checker for the λΠ-calculus modulo rewriting☆234Apr 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- egg is a flexible, high-performance e-graph library☆1,726Apr 14, 2026Updated 3 weeks ago
- An executable specification of the RISCV ISA in L3.☆43Mar 1, 2019Updated 7 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Jan 1, 2020Updated 6 years ago
- Embeddable Lambda Prolog Interpreter☆358Apr 24, 2026Updated last week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆87Apr 17, 2026Updated 2 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆174Aug 13, 2023Updated 2 years ago
- Tricks you wish the Coq manual told you [maintainer=@tchajed]☆546May 28, 2025Updated 11 months ago