rems-project / sailLinks
Sail architecture definition language
☆832Updated this week
Alternatives and similar repositories for sail
Users that are interested in sail are comparing it to the libraries listed below
Sorting:
- Sail RISC-V model☆649Updated last week
- UCLID5: formal modeling, verification, and synthesis of computational systems☆154Updated 6 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆577Updated this week
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Updated last year
- A core language for rule-based hardware design 🦑☆170Updated last month
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆303Updated this week
- RISC-V simulator for x86-64☆719Updated 3 years ago
- Working Draft of the RISC-V J Extension Specification☆193Updated last month
- The Vellvm (Verified LLVM) coq development.☆454Updated last week
- SRI Yices SMT Solver☆441Updated 4 months ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆276Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- Bluespec Compiler (BSC)☆1,071Updated this week
- seL4 specification and proofs☆588Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- Automatic verification of LLVM optimizations☆1,028Updated this week
- Fearless hardware design☆187Updated 5 months ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆287Updated last week
- Verified Software Toolchain☆487Updated last week
- A work-in-progress language and compiler for verified low-level programming☆323Updated this week
- RISC-V Opcodes☆830Updated 2 weeks ago
- RISC-V Formal Verification Framework☆622Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆509Updated last year
- An unofficial assembly reference for RISC-V.☆517Updated last year
- Research prototype tool for modular formal verification of C, Rust and Java programs☆461Updated this week
- yet another model checker☆20Updated 3 months ago