Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆624Jul 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆768Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- ☆386Jun 14, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆301Jun 16, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,630Jul 17, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 16, 2026Updated last week
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆745Mar 13, 2023Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Updated this week
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VeeR EH1 core☆958Jul 16, 2026Updated last week
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated last week
- ☆2,166Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Jul 17, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,282Sep 18, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆138Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆584Updated this week
- ☆63Feb 18, 2019Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,095Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆488May 8, 2026Updated 2 months ago