Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆594Apr 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆372Sep 12, 2025Updated 7 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- synthesiseable ieee 754 floating point library in verilog☆734Mar 13, 2023Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The multi-core cluster of a PULP system.☆113Updated this week
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- ☆1,996Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Apr 27, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- ☆102Mar 5, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆63Feb 18, 2019Updated 7 years ago
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,052Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago