openhwgroup / cvfpuLinks
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆510Updated 5 months ago
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆634Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆585Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆429Updated last month
- ☆332Updated 10 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆563Updated last week
- SystemVerilog to Verilog conversion☆645Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆503Updated 7 months ago
- Bus bridges and other odds and ends☆572Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆439Updated this week
- A Linux-capable RISC-V multicore for and by the world☆711Updated 2 months ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- RISC-V CPU Core☆348Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- Verilog Configurable Cache☆179Updated 7 months ago
- ☆239Updated 2 years ago
- lowRISC Style Guides☆440Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆332Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆262Updated 3 weeks ago
- ☆291Updated last week
- The OpenPiton Platform☆716Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,319Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆216Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- synthesiseable ieee 754 floating point library in verilog☆657Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆398Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,086Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago