openhwgroup / cvfpuLinks
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆525Updated 2 weeks ago
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆649Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- VeeR EL2 Core☆294Updated last week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- ☆336Updated 11 months ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- RISC-V CPU Core☆369Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- Verilog Configurable Cache☆181Updated 8 months ago
- ☆242Updated 2 years ago
- lowRISC Style Guides☆448Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- ☆293Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- The OpenPiton Platform☆727Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week