openhwgroup / cvfpu
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆474Updated 2 months ago
Alternatives and similar repositories for cvfpu:
Users that are interested in cvfpu are comparing it to the libraries listed below
- Common SystemVerilog components☆599Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆565Updated this week
- Instruction Set Generator initially contributed by Futurewei☆275Updated last year
- SystemVerilog to Verilog conversion☆613Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆520Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆416Updated last month
- VeeR EL2 Core☆273Updated this week
- RISC-V CPU Core☆321Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated 3 weeks ago
- ☆317Updated 7 months ago
- Bus bridges and other odds and ends☆537Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,249Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- Verilog Configurable Cache☆175Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆312Updated this week
- ☆280Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆489Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆311Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆674Updated last month
- ☆232Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆364Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆247Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆229Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆224Updated 4 months ago
- Opensource DDR3 Controller☆310Updated 3 weeks ago
- lowRISC Style Guides☆419Updated 7 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆436Updated 3 years ago