Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆620May 26, 2026Updated last month
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆385Jun 14, 2026Updated 2 weeks ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- synthesiseable ieee 754 floating point library in verilog☆743Mar 13, 2023Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 3 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Jun 26, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- ☆2,122Jun 26, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆161Updated this week
- The OpenPiton Platform☆800Feb 25, 2026Updated 4 months ago
- ☆63Feb 18, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆109Jun 26, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Jun 26, 2026Updated last week
- Verilog Configurable Cache☆200Jun 10, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆314Jun 26, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Jun 26, 2026Updated last week