openhwgroup / cvfpuLinks
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆504Updated 4 months ago
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆627Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- RISC-V CPU Core☆337Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- VeeR EL2 Core☆286Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- ☆331Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- SystemVerilog to Verilog conversion☆639Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- ☆289Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated this week
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- lowRISC Style Guides☆436Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆475Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- ☆238Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆352Updated last year