openhwgroup / cvfpuLinks
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆532Updated last month
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆665Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated this week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- ☆349Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆465Updated 2 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- RISC-V CPU Core☆389Updated 3 months ago
- Verilog Configurable Cache☆184Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- ☆245Updated 2 years ago
- ☆297Updated 3 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- lowRISC Style Guides☆460Updated 4 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month