☆91Aug 26, 2025Updated last year
Alternatives and similar repositories for riscv-CMOs
Users that are interested in riscv-CMOs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLIC Specification☆156Jul 20, 2026Updated last month
- Working Draft of the RISC-V J Extension Specification☆196Mar 6, 2026Updated 6 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- ☆145Feb 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated last month
- Documentation for the RISC-V Supervisor Binary Interface☆483Jul 21, 2026Updated last month
- CHERI-RISC-V model written in Sail☆69Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆38Sep 15, 2021Updated 4 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Jul 21, 2026Updated last month
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- RISC-V architecture concurrency model litmus tests☆110May 20, 2026Updated 3 months ago
- RISC-V IOMMU Specification☆169Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆784Updated this week
- Sail RISC-V model☆763Updated this week
- ☆106Jul 20, 2026Updated last month
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 6 months ago
- ☆54Jan 9, 2026Updated 7 months ago
- ☆43Nov 4, 2024Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆32Jul 21, 2026Updated last month
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated last month
- RISC-V Packed SIMD Extension☆180Updated this week
- ☆38Aug 6, 2022Updated 4 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- RISC-V Processor Trace Specification