☆89Aug 26, 2025Updated 6 months ago
Alternatives and similar repositories for riscv-CMOs
Users that are interested in riscv-CMOs are comparing it to the libraries listed below
Sorting:
- PLIC Specification☆151Feb 6, 2026Updated last month
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated 11 months ago
- RISC-V IOMMU Specification☆148Updated this week
- ☆32Feb 6, 2026Updated last month
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated last month
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- CHERI-RISC-V model written in Sail☆65Jul 10, 2025Updated 7 months ago
- RISC-V Packed SIMD Extension☆159Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- ☆99Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- ☆652Updated this week
- RISC-V cryptography extensions standardisation work.☆406Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆16Nov 28, 2024Updated last year
- Sail RISC-V model☆672Updated this week
- ☆51Jan 9, 2026Updated 2 months ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 27, 2026Updated last week
- Documentation for the RISC-V Supervisor Binary Interface☆456Updated this week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆41Nov 4, 2024Updated last year
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated this week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- ☆38Aug 6, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year