Alternatives and similar repositories for riscv-CMOs

Users that are interested in riscv-CMOs are comparing it to the libraries listed below

• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆194Dec 23, 2025Updated last month
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆17Nov 10, 2022Updated 3 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• pulp-platform / pulp_soc

  View on GitHub
  pulp_soc is the core building component of PULP based SoCs
  ☆82Mar 10, 2025Updated 11 months ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated 3 weeks ago
• comparch-security / chipyard-random-llc

  View on GitHub
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Sep 18, 2024Updated last year
• openhwgroup / core-v-sw

  View on GitHub
  Main Repo for the OpenHW Group Software Task Group
  ☆17Mar 11, 2025Updated 11 months ago
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• CTSRD-CHERI / sail-cheri-riscv

  View on GitHub
  CHERI-RISC-V model written in Sail
  ☆66Jul 10, 2025Updated 7 months ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• cnrv / RISCV-East-Asia-Biweekly-Sync

  View on GitHub
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Jan 24, 2026Updated 3 weeks ago
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv-admin / uarch-side-channels

  View on GitHub
  ☆16Nov 28, 2024Updated last year
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• renxida / iseedeaduops-poc

  View on GitHub
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Nov 3, 2021Updated 4 years ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 9, 2026Updated last week
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated last week
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆41Nov 4, 2024Updated last year
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago
• pulp-platform / pulp-runtime

  View on GitHub
  Simple runtime for Pulp platforms
  ☆51Feb 2, 2026Updated 2 weeks ago
• riscv / riscv-control-transfer-records

  View on GitHub
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Feb 19, 2025Updated 11 months ago
• riscvarchive / riscv-eabi-spec

  View on GitHub
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Jun 7, 2021Updated 4 years ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• dramforever / ixayoi

  View on GitHub
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Sep 9, 2021Updated 4 years ago
• riscvarchive / riscv-tee

  View on GitHub
  ☆38Aug 6, 2022Updated 3 years ago