Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
☆27Jun 7, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-eabi-spec
Users that are interested in riscv-eabi-spec are comparing it to the libraries listed below
Sorting:
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- ☆11Nov 13, 2020Updated 5 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆31Oct 24, 2016Updated 9 years ago
- ☆12May 20, 2021Updated 4 years ago
- Documentation of the RISC-V C API☆81Feb 27, 2026Updated last week
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- ☆15Dec 15, 2022Updated 3 years ago
- A Rust library for talking to J-Link USB devices☆42Jan 4, 2024Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated last month
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated last month
- rv8 benchmark suite☆23Jul 30, 2020Updated 5 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Jan 23, 2026Updated last month
- ☆27Feb 15, 2025Updated last year
- PLIC Specification☆151Feb 6, 2026Updated last month
- ☆652Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆63Nov 17, 2021Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆37Nov 3, 2025Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago