The ISA specification for the ZiCondOps extension.
☆19Mar 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-zicond
Users that are interested in riscv-zicond are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 4 months ago
- ☆40Mar 6, 2026Updated 4 months ago
- ☆91Aug 26, 2025Updated 11 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- ☆105Jul 20, 2026Updated last week
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Jul 20, 2026Updated last week
- ☆15Jan 11, 2023Updated 3 years ago
- Ada-language framework☆53Jul 6, 2026Updated 3 weeks ago
- ☆13Apr 16, 2022Updated 4 years ago
- A LaTeX beamer template for openSUSE☆10Apr 6, 2019Updated 7 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆148Feb 29, 2024Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆60Jul 21, 2026Updated last week
- Fully generated typeface that makes text look like it is being viewed as serial data on an oscilloscope☆72Dec 1, 2023Updated 2 years ago
- Hacking Paulig Muki☆10May 22, 2017Updated 9 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 8 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- UCAS网络登录☆13Nov 17, 2018Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project aims to create a clean, modern and easy to use Bluetooth Low Energy API. LittleB exposes the BLE GATT API for Pure C using B…☆16Jan 3, 2023Updated 3 years ago
- Performance Counters for Apple Silicon on macOS☆20Jan 9, 2022Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 8 months ago
- OpenEmbedded / Yocto Project MiraCast support layer☆14May 22, 2025Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- RISC-V Packed SIMD Extension☆176Jul 22, 2026Updated last week
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- ESP32-based portable Multi-Sensor Pod [in development]☆10Dec 3, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆105Jun 24, 2025Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 4 months ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- RISC-V Processor Trace Specification☆218Updated this week
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆16Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago