The ISA specification for the ZiCondOps extension.
☆19Mar 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-zicond
Users that are interested in riscv-zicond are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Mar 6, 2026Updated 3 weeks ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆89Aug 26, 2025Updated 7 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆99Updated this week
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Mar 20, 2026Updated last week
- Ada-language framework☆50Updated this week
- ☆15Jan 11, 2023Updated 3 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- A LaTeX beamer template for openSUSE☆10Apr 6, 2019Updated 6 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆96Oct 17, 2025Updated 5 months ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- RISC-V IOMMU Specification☆153Mar 20, 2026Updated last week
- Hacking Paulig Muki☆10May 22, 2017Updated 8 years ago
- USB UART driver based on libusb. Implemented as a relay of bulk endpoint data to Linux pipes. Supports Android.☆16Jan 16, 2026Updated 2 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- Fully generated typeface that makes text look like it is being viewed as serial data on an oscilloscope☆72Dec 1, 2023Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 10 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- UCAS网络登录☆13Nov 17, 2018Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- This project aims to create a clean, modern and easy to use Bluetooth Low Energy API. LittleB exposes the BLE GATT API for Pure C using B…☆16Jan 3, 2023Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- Performance Counters for Apple Silicon on macOS☆20Jan 9, 2022Updated 4 years ago
- OpenEmbedded / Yocto Project MiraCast support layer☆14May 22, 2025Updated 10 months ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 10 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- RISC-V Packed SIMD Extension☆162Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆82May 22, 2024Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 9 months ago
- ESP32-based portable Multi-Sensor Pod [in development]☆10Dec 3, 2023Updated 2 years ago