riscvarchive / riscv-zicondLinks
The ISA specification for the ZiCondOps extension.
☆19Updated last year
Alternatives and similar repositories for riscv-zicond
Users that are interested in riscv-zicond are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- ☆30Updated 3 weeks ago
- ☆25Updated 3 months ago
- ☆89Updated 2 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- ☆86Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆35Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆57Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- RISC-V IOMMU Specification☆117Updated 2 weeks ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- The multi-core cluster of a PULP system.☆97Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- ☆42Updated 3 years ago
- ☆29Updated 3 years ago
- The specification for the FIRRTL language☆55Updated last week
- Chisel Cheatsheet☆33Updated 2 years ago
- BSC Development Workstation (BDW)☆29Updated 6 months ago
- ☆61Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 5 months ago
- ☆35Updated this week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆33Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week