The ISA specification for the ZiCondOps extension.
☆19Mar 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-zicond
Users that are interested in riscv-zicond are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Mar 6, 2026Updated 2 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆91Aug 26, 2025Updated 8 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆100Apr 18, 2026Updated 3 weeks ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 28, 2026Updated last week
- ☆15Jan 11, 2023Updated 3 years ago
- Ada-language framework☆51Updated this week
- ☆13Apr 16, 2022Updated 4 years ago
- A LaTeX beamer template for openSUSE☆10Apr 6, 2019Updated 7 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆99Oct 17, 2025Updated 6 months ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hacking Paulig Muki☆10May 22, 2017Updated 8 years ago
- RISC-V IOMMU Specification☆157May 2, 2026Updated last week
- USB UART driver based on libusb. Implemented as a relay of bulk endpoint data to Linux pipes. Supports Android.☆16Jan 16, 2026Updated 3 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- Fully generated typeface that makes text look like it is being viewed as serial data on an oscilloscope☆72Dec 1, 2023Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 11 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- UCAS网络登录☆13Nov 17, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Apr 8, 2026Updated last month
- This project aims to create a clean, modern and easy to use Bluetooth Low Energy API. LittleB exposes the BLE GATT API for Pure C using B…☆16Jan 3, 2023Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Performance Counters for Apple Silicon on macOS☆20Jan 9, 2022Updated 4 years ago
- OpenEmbedded / Yocto Project MiraCast support layer☆14May 22, 2025Updated 11 months ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- RISC-V Packed SIMD Extension☆167Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆85Apr 1, 2026Updated last month
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 10 months ago
- ESP32-based portable Multi-Sensor Pod [in development]☆10Dec 3, 2023Updated 2 years ago