riscvarchive / riscv-zicondView external linksLinks
The ISA specification for the ZiCondOps extension.
☆19Mar 21, 2024Updated last year
Alternatives and similar repositories for riscv-zicond
Users that are interested in riscv-zicond are comparing it to the libraries listed below
Sorting:
- ☆38Jul 9, 2024Updated last year
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- ☆89Aug 26, 2025Updated 5 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 9, 2026Updated last week
- ☆99Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Feb 6, 2026Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65May 29, 2025Updated 8 months ago
- RISC-V IOMMU Specification☆146Feb 8, 2026Updated last week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Testing Firmware for OpenPOWER systems☆38Feb 5, 2026Updated last week
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- [ICML 2024] Official Repository for the paper "Transformers Get Stable: An End-to-End Signal Propagation Theory for Language Models"☆10Jul 19, 2024Updated last year
- A python algorithm to change the pitch of the voice in real time☆13Dec 13, 2020Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V Packed SIMD Extension☆159Feb 5, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- CVPR 2023: PAniC-3D, Vtubers dataset downloader☆13Apr 22, 2023Updated 2 years ago
- ☆35Mar 25, 2024Updated last year
- Hacking Paulig Muki☆10May 22, 2017Updated 8 years ago
- ☆16Jul 23, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- (READ ONLY MIRROR) The ProB Model Checker and Animator Plugin for Rodin☆19Jan 24, 2026Updated 3 weeks ago
- ☆148Feb 29, 2024Updated last year
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 2 weeks ago
- Working Draft of the RISC-V J Extension Specification☆194Dec 23, 2025Updated last month
- A portable kernel written in Rust.☆16Feb 13, 2024Updated 2 years ago
- Brand new TTS solution☆11Dec 7, 2024Updated last year
- ☆11May 29, 2025Updated 8 months ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Library for the Test-based Calibration Error (TCE) metric to quantify the degree to classifier calibration.☆13Sep 15, 2023Updated 2 years ago
- Project for HIDING SPEAKER’S SEX IN SPEECH USING ZERO-EVIDENCE SPEAKER REPRESENTATION IN AN ANALYSIS/SYNTHESIS PIPELINE☆15Nov 30, 2022Updated 3 years ago
- Managed L2D tool libs. (In Dev)☆12Apr 20, 2019Updated 6 years ago
- ICLR 2023: Learning to Extrapolate: A Transductive Approach☆11Aug 15, 2023Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- A from-scratch kernel that aims to be (nearly) fully ABI compatible with the Linux kernel userland☆17Nov 8, 2025Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago