cliffordwolf / bextdep
Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆24Updated 7 years ago
Alternatives and similar repositories for bextdep:
Users that are interested in bextdep are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 11 months ago
- ☆25Updated 2 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Open Processor Architecture☆26Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 3 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated 11 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Verilog AST☆21Updated last year
- The BERI and CHERI processor and hardware platform☆49Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago