Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆24Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆28Nov 20, 2025Updated 3 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Reincarnate Artifact for ICFP 2018☆13Jun 24, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- ☆16May 20, 2019Updated 6 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Formal specification of RISC-V Instruction Set☆101Jun 29, 2020Updated 5 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- mystorm sram test☆29Sep 12, 2017Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- My very own vxsort re-implemented with "modern" C++ by a complete idiot (in C++)☆31Feb 25, 2026Updated last week
- LLVM Mutation Artisan (MART) is a configurable mutation testing framework based on LLVM☆25Jul 25, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- A simple but efficient C++ thread/worker pool library for asynchronous task management.☆10Jul 11, 2023Updated 2 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 10 years ago
- SST Macro Element Library☆36Nov 5, 2025Updated 4 months ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- Tutorial to write qemu plugins☆34Jun 22, 2017Updated 8 years ago