cliffordwolf / bextdep
Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆24Updated 7 years ago
Alternatives and similar repositories for bextdep:
Users that are interested in bextdep are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- ☆25Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 3 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 11 months ago
- The BERI and CHERI processor and hardware platform☆49Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated 11 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆40Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆32Updated last month
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- RISC-V BSV Specification☆19Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆24Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 4 years ago