Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆24Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- A very simple interface for incremental computation using STM in Haskell.☆13Feb 25, 2026Updated last month
- Reincarnate Artifact for ICFP 2018☆13Jun 24, 2024Updated last year
- A library to work with CRDTs in rust☆16Dec 15, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 11 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- A collection of (public) notes on assorted topics☆82Aug 22, 2025Updated 7 months ago
- Java pseudo-random number generation code with minimal dependencies.☆14Mar 31, 2026Updated 2 weeks ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 5 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Quantifier Elimination by Partial Cylindrical Algebraic Decomposition☆28Jun 7, 2025Updated 10 months ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆26Updated this week
- ☆10May 26, 2023Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- convert simple cryptol expressions into finite-state machines☆22Sep 15, 2017Updated 8 years ago
- A LaTeX template for grant proposals to the DFG.☆28Feb 26, 2026Updated last month
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- ☆26Mar 13, 2025Updated last year
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- My very own vxsort re-implemented with "modern" C++ by a complete idiot (in C++)☆31Updated this week
- ☆16May 20, 2019Updated 6 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago