Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆25Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Crino: a neural-network library based on Theano☆12Mar 8, 2016Updated 10 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- A very simple interface for incremental computation using STM in Haskell.☆13Feb 25, 2026Updated 5 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆28Nov 20, 2025Updated 8 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆43Mar 14, 2015Updated 11 years ago
- A collection of (public) notes on assorted topics☆82Aug 22, 2025Updated 11 months ago
- ☆16Aug 21, 2019Updated 6 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- Quantifier Elimination by Partial Cylindrical Algebraic Decomposition☆28Apr 22, 2026Updated 3 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 9 years ago
- Sherlock is a tool for output range anaylsis of Deep Neural Networks with ReLU activation units.☆30Apr 14, 2020Updated 6 years ago
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- convert simple cryptol expressions into finite-state machines☆22Sep 15, 2017Updated 8 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wherein I implement several substructural logics in Agda☆24Oct 8, 2018Updated 7 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 9 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Multilayer perceptron in vulkan☆15May 20, 2020Updated 6 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- My very own vxsort re-implemented with "modern" C++ by a complete idiot (in C++)☆33Jun 12, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 4 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 6 months ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago