Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆26Oct 31, 2017Updated 9 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Code and models used in Freecad tutorials☆11Mar 19, 2023Updated 3 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- Repos moved to https://git.m-labs.hk/M-Labs/VexRiscv-verilog☆40Nov 10, 2021Updated 4 years ago
- RISC-V strace port☆12Aug 18, 2016Updated 10 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Reincarnate Artifact for ICFP 2018☆13Jun 24, 2024Updated 2 years ago
- ☆28Nov 20, 2025Updated 11 months ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- A collection of (public) notes on assorted topics☆83Oct 25, 2026Updated last week
- RISC-V testbed☆13Updated this week
- ☆16Aug 21, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Sep 10, 2026Updated last month
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- Prediction algorithms for the PCG pseudo-random generator☆16Nov 13, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DINAMITE LLVM Pass☆11May 24, 2017Updated 9 years ago
- convert simple cryptol expressions into finite-state machines☆22Sep 15, 2017Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 9 months ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- ☆16May 20, 2019Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 6 months ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago