Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆24Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- A very simple interface for incremental computation using STM in Haskell.☆13Feb 25, 2026Updated 2 months ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Reincarnate Artifact for ICFP 2018☆13Jun 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A library to work with CRDTs in rust☆16Dec 15, 2023Updated 2 years ago
- ☆28Nov 20, 2025Updated 5 months ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- A universe of scope- and type-safe syntaxes (syntices?). Includes generic implementation of type-preserving renaming/substitution with al…☆16Dec 10, 2017Updated 8 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆18Apr 8, 2026Updated 3 weeks ago
- A collection of (public) notes on assorted topics☆82Aug 22, 2025Updated 8 months ago
- Java pseudo-random number generation code with minimal dependencies.☆15Apr 29, 2026Updated last week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 5 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- ☆10May 26, 2023Updated 2 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- Formal specification of RISC-V Instruction Set☆101Jun 29, 2020Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Accessing Agda's interaction mode via command line & external tactic for Agda.☆28Nov 12, 2025Updated 5 months ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- wherein I implement several substructural logics in Agda☆24Oct 8, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- A formalization of Pure Type Systems (PTS) in Agda☆28Jul 3, 2025Updated 10 months ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- ☆27Mar 13, 2025Updated last year
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago