Reference Hardware Implementations of Bit Extract/Deposit Instructions
☆25Oct 31, 2017Updated 8 years ago
Alternatives and similar repositories for bextdep
Users that are interested in bextdep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Crino: a neural-network library based on Theano☆12Mar 8, 2016Updated 10 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- A very simple interface for incremental computation using STM in Haskell.☆13Feb 25, 2026Updated 6 months ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reincarnate Artifact for ICFP 2018☆13Jun 24, 2024Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆28Nov 20, 2025Updated 10 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- A collection of (public) notes on assorted topics☆82Aug 22, 2025Updated last year
- ☆16Aug 21, 2019Updated 7 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 10 months ago
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- Quantifier Elimination by Partial Cylindrical Algebraic Decomposition☆29Apr 22, 2026Updated 5 months ago
- ☆10May 26, 2023Updated 3 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- Sherlock is a tool for output range anaylsis of Deep Neural Networks with ReLU activation units.☆30Apr 14, 2020Updated 6 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 9 years ago
- convert simple cryptol expressions into finite-state machines☆22Sep 15, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A LaTeX template for grant proposals to the DFG.☆30Feb 26, 2026Updated 6 months ago
- v4l2 stuff☆16Jul 1, 2017Updated 9 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Multilayer perceptron in vulkan☆16May 20, 2020Updated 6 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- My very own vxsort re-implemented with "modern" C++ by a complete idiot (in C++)☆33Jun 12, 2026Updated 3 months ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- ☆16May 20, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 5 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week