Alternatives and similar repositories for riscv-semihosting

Users that are interested in riscv-semihosting are comparing it to the libraries listed below

• riscvarchive / riscv-CMOs
  ☆90Updated 2 weeks ago
• riscv / riscv-aia
  ☆95Updated 2 weeks ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated last week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 10 months ago
• riscv / virtual-memory
  ☆39Updated 3 years ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆128Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated this week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆165Updated last week
• riscv / riscv-test-env
  ☆50Updated 4 months ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆52Updated 8 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆70Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 2 months ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆49Updated 3 weeks ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆102Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆193Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆150Updated 10 months ago
• riscv-software-src / riscof
  ☆90Updated last week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆88Updated last month
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆89Updated 3 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆110Updated last month
• riscv / riscv-plic-spec
  PLIC Specification
  ☆146Updated 2 weeks ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆110Updated last week
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆59Updated 9 months ago