Alternatives and similar repositories for riscv-linux:

Users that are interested in riscv-linux are comparing it to the libraries listed below

• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,155Updated 2 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆389Updated 5 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• riscvarchive / riscv-wiki
  ☆250Updated 8 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆862Updated 3 years ago
• riscvarchive / riscv-gcc
  ☆368Updated last year
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆861Updated 4 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,401Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,839Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆520Updated 5 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆611Updated last month
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,374Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆704Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆938Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆478Updated 2 weeks ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆465Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆646Updated 3 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆912Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆731Updated last week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆406Updated 6 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆858Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆713Updated 3 years ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,142Updated 3 weeks ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆699Updated 3 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆616Updated this week
• riscv-software-src / riscv-tests
  ☆947Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,487Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆544Updated last week