Alternatives and similar repositories for riscv-sbi-doc

Users that are interested in riscv-sbi-doc are comparing it to the libraries listed below

• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,377Updated this week
• rustsbi / rustsbi

  View on GitHub
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,246Feb 10, 2026Updated last week
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• rustsbi / rustsbi-qemu

  View on GitHub
  QEMU platform SBI support implementation, using RustSBI
  ☆152Sep 26, 2025Updated 4 months ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated last week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Mar 3, 2022Updated 3 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• lmt-swallow / rvvisor

  View on GitHub
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Dec 8, 2020Updated 5 years ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,496Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• rustsbi / awesome-rustsbi

  View on GitHub
  A curated list of awesome things related to rustsbi
  ☆43Oct 14, 2022Updated 3 years ago
• rust-embedded / riscv

  View on GitHub
  Low level access to RISC-V processors
  ☆1,066Feb 9, 2026Updated last week
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• rcore-os / virtio-drivers

  View on GitHub
  VirtIO guest drivers in Rust.
  ☆283Jan 26, 2026Updated 3 weeks ago
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• sifiveinc / meta-sifive

  View on GitHub
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Jan 23, 2026Updated 3 weeks ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• rust-embedded / riscv-rt

  View on GitHub
  Minimal runtime / startup for RISC-V CPU's.
  ☆304Nov 28, 2023Updated 2 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 9, 2026Updated last week
• rcore-os / riscv

  View on GitHub
  Low level access to RISCV processors
  ☆22Oct 3, 2022Updated 3 years ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• rcore-os / buddy_system_allocator

  View on GitHub
  A buddy system allocator in pure Rust.
  ☆129Jan 12, 2026Updated last month
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,119Jan 22, 2026Updated 3 weeks ago
• ultraembedded / riscv-linux-boot

  View on GitHub
  Trivial RISC-V Linux binary bootloader
  ☆55Apr 3, 2021Updated 4 years ago
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• riscv-non-isa / riscv-rpmi

  View on GitHub
  RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
  ☆19Feb 6, 2026Updated last week
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 2 years ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 9, 2026Updated last week
• Penglai-Enclave / Penglai-Enclave-sPMP

  View on GitHub
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆146Mar 5, 2025Updated 11 months ago
• riscv-admin / riscv-uefi-edk2-docs

  View on GitHub
  Documentation and status of UEFI on RISC-V
  ☆64Aug 25, 2021Updated 4 years ago