riscv-non-isa/riscv-sbi-doc external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-sbi-doc

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-sbi-doc)

Close

riscv-non-isa / riscv-sbi-docView on GitHubMore

• External links
• Readme badge

Documentation for the RISC-V Supervisor Binary Interface

☆456Mar 6, 2026Updated this week

Alternatives and similar repositories for riscv-sbi-doc

Users that are interested in riscv-sbi-doc are comparing it to the libraries listed below

• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,396Feb 25, 2026Updated last week
• rustsbi / rustsbi

  View on GitHub
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,250Feb 10, 2026Updated last month
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Updated this week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,615Feb 26, 2026Updated last week
• rustsbi / rustsbi-qemu

  View on GitHub
  QEMU platform SBI support implementation, using RustSBI
  ☆152Sep 26, 2025Updated 5 months ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated last month
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆836Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 5 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Mar 3, 2022Updated 4 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆148Mar 3, 2026Updated last week
• lmt-swallow / rvvisor

  View on GitHub
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Dec 8, 2020Updated 5 years ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,521Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆287Feb 27, 2026Updated last week
• rustsbi / awesome-rustsbi

  View on GitHub
  A curated list of awesome things related to rustsbi
  ☆43Oct 14, 2022Updated 3 years ago
• rust-embedded / riscv

  View on GitHub
  Low level access to RISC-V processors
  ☆1,070Feb 9, 2026Updated last month
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,028Feb 26, 2026Updated last week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆177Updated this week
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Updated this week
• rcore-os / virtio-drivers

  View on GitHub
  VirtIO guest drivers in Rust.
  ☆283Updated this week
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• sifiveinc / meta-sifive

  View on GitHub
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Jan 23, 2026Updated last month
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,386Feb 13, 2026Updated 3 weeks ago
• rust-embedded / riscv-rt

  View on GitHub
  Minimal runtime / startup for RISC-V CPU's.
  ☆304Nov 28, 2023Updated 2 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆208Feb 27, 2026Updated last week
• rcore-os / riscv

  View on GitHub
  Low level access to RISCV processors
  ☆22Oct 3, 2022Updated 3 years ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆672Updated this week
• riscv / riscv-arch-test

  View on GitHub
  ☆652Updated this week
• rcore-os / buddy_system_allocator

  View on GitHub
  A buddy system allocator in pure Rust.
  ☆129Jan 12, 2026Updated last month
• ultraembedded / riscv-linux-boot

  View on GitHub
  Trivial RISC-V Linux binary bootloader
  ☆55Apr 3, 2021Updated 4 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,133Jan 22, 2026Updated last month
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• riscv-non-isa / riscv-rpmi

  View on GitHub
  RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
  ☆19Updated this week
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 3 years ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 27, 2026Updated last week
• Penglai-Enclave / Penglai-Enclave-sPMP

  View on GitHub
  Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.
  ☆147Mar 5, 2025Updated last year
• riscv-admin / riscv-uefi-edk2-docs

  View on GitHub
  Documentation and status of UEFI on RISC-V
  ☆64Aug 25, 2021Updated 4 years ago