Alternatives and similar repositories for riscv-test-env

Users that are interested in riscv-test-env are comparing it to the libraries listed below

• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆64Mar 31, 2019Updated 6 years ago
• franzflasch / leiwand_rv32

  View on GitHub
  RISC-V RV32I CPU written in verilog
  ☆10Jul 11, 2020Updated 5 years ago
• freechipsproject / firrtl-interpreter

  View on GitHub
  A scala based simulator for circuits described by a LoFirrtl file
  ☆49Jan 12, 2023Updated 3 years ago
• riscvarchive / riscv-dejagnu

  View on GitHub
  DejaGnu RISC-V port
  ☆14May 23, 2022Updated 3 years ago
• freechipsproject / chisel-testers

  View on GitHub
  Provides various testers for chisel users
  ☆100Jan 12, 2023Updated 3 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,117Jan 22, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• freechipsproject / chisel-cheatsheet

  View on GitHub
  Chisel Cheatsheet
  ☆35Apr 13, 2023Updated 2 years ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• ucb-bar / riscv-torture

  View on GitHub
  RISC-V Torture Test
  ☆213Jul 11, 2024Updated last year
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆102Mar 15, 2022Updated 3 years ago
• SymbioticEDA / getting-started-FV

  View on GitHub
  ☆18Sep 2, 2020Updated 5 years ago
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆42Jul 9, 2024Updated last year
• htfab / rotfpga

  View on GitHub
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆24Nov 15, 2021Updated 4 years ago
• XUANTIE-RV / xuantie-yocto

  View on GitHub
  Yocto project for Xuantie RISC-V CPU
  ☆40Aug 8, 2025Updated 6 months ago
• uec-riscv-team / tee-hardware

  View on GitHub
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Dec 16, 2022Updated 3 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated last year
• riscvarchive / riscv-go

  View on GitHub
  ☆152Jan 23, 2020Updated 6 years ago
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Nov 24, 2025Updated 2 months ago
• YosysHQ / mcy

  View on GitHub
  Mutation Cover with Yosys (MCY)
  ☆91Feb 4, 2026Updated last week
• OpenRigil / openrigil-rtl

  View on GitHub
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Nov 9, 2022Updated 3 years ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆508Oct 9, 2025Updated 4 months ago
• chipsalliance / uvm-verilator

  View on GitHub
  ☆114Nov 11, 2025Updated 3 months ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆32Jan 3, 2024Updated 2 years ago
• riscvarchive / riscv-poky

  View on GitHub
  Port of the Yocto Project to the RISC-V ISA
  ☆60Jan 10, 2019Updated 7 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• andestech / gcc

  View on GitHub
  ☆11Dec 23, 2025Updated last month
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 5 years ago
• freecores / zpu

  View on GitHub
  ZPU - the worlds smallest 32 bit CPU with GCC toolchain
  ☆16Jul 17, 2014Updated 11 years ago
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆11Apr 21, 2023Updated 2 years ago
• KhronosGroupArchives / WebCL-conformance

  View on GitHub
  WebCL conformance tests
  ☆20Feb 9, 2018Updated 8 years ago
• qt / qtmacextras

  View on GitHub
  Mac Extras for Qt
  ☆12Oct 31, 2025Updated 3 months ago
• im-tomu / fomu.im

  View on GitHub
  An FPGA in your USB Port
  ☆11Jul 1, 2021Updated 4 years ago
• qemu / capstone

  View on GitHub
  Mirror of git://qemu.org/capstone.git
  ☆10Updated this week
• riscv-non-isa / tg-nexus-trace

  View on GitHub
  RISC-V Nexus Trace TG documentation and reference code
  ☆57Feb 6, 2026Updated last week