Alternatives and similar repositories for riscv-newlib

Users that are interested in riscv-newlib are comparing it to the libraries listed below

• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆145Updated this week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 3 years ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆124Updated 2 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated last year
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆76Updated 6 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆191Updated this week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆123Updated 2 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆82Updated 3 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 9 months ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆272Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆78Updated 5 years ago
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆294Updated 2 weeks ago
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆200Updated last year
• embench / embench-iot
  The main Embench repository
  ☆287Updated 11 months ago
• riscvarchive / riscv-gcc
  ☆370Updated 2 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆68Updated 2 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆492Updated last month
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆144Updated 2 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 3 months ago
• riscv / riscv-test-env
  ☆49Updated 2 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆51Updated 3 weeks ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆171Updated 9 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆491Updated 2 months ago