RISC-V simulator for x86-64
☆722Feb 5, 2022Updated 4 years ago
Alternatives and similar repositories for rv8
Users that are interested in rv8 are comparing it to the libraries listed below
Sorting:
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- RISC-V Instruction Set Metadata☆42Oct 21, 2018Updated 7 years ago
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,181Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core☆414Jun 24, 2025Updated 8 months ago
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- RISC-V Opcodes☆842Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆356Aug 25, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- RISC-V Assembler and Runtime Simulator☆441Jun 8, 2024Updated last year
- The RISC-V Virtual Machine☆1,202Feb 26, 2026Updated last week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- RISC-V Instruction Set Manual☆4,521Updated this week
- The fastest RISC-V sandbox☆1,027Feb 26, 2026Updated last week
- ☆1,133Jan 22, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Dec 3, 2020Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- ☆246Nov 30, 2016Updated 9 years ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆941May 29, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Jul 9, 2024Updated last year
- RISC-V processor emulator written in Rust+WASM☆680Apr 6, 2023Updated 2 years ago
- ☆652Updated this week
- Sail architecture definition language☆846Updated this week
- A RISC-V ELF psABI Document☆836Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago