Alternatives and similar repositories for rv8

Users that are interested in rv8 are comparing it to the libraries listed below

• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆683Updated 3 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆830Updated 2 weeks ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Updated 6 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆439Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Updated last month
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆276Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆519Updated last year
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆449Updated 4 years ago
• riscv-software-src / riscv-tests
  ☆1,110Updated last week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆662Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆285Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆732Updated 4 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆622Updated 3 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago
• rems-project / sail
  Sail architecture definition language
  ☆832Updated last week
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆641Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆513Updated last year
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆571Updated 5 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,174Updated 3 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆476Updated 4 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆354Updated 5 years ago
• larkmjc / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆127Updated 2 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆331Updated 4 years ago
• antonblanchard / microwatt
  A tiny Open POWER ISA softcore written in VHDL 2008
  ☆710Updated this week