Alternatives and similar repositories for riscv-fesvr

Users that are interested in riscv-fesvr are comparing it to the libraries listed below

• riscvarchive / riscv-glibc

  View on GitHub
  RISC-V port of GNU's libc
  ☆72Mar 19, 2021Updated 4 years ago
• riscvarchive / riscv-dejagnu

  View on GitHub
  DejaGnu RISC-V port
  ☆14May 23, 2022Updated 3 years ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• riscvarchive / riscv-poky

  View on GitHub
  Port of the Yocto Project to the RISC-V ISA
  ☆60Jan 10, 2019Updated 7 years ago
• riscvarchive / riscv-clang

  View on GitHub
  ☆27Apr 12, 2019Updated 6 years ago
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆102Mar 15, 2022Updated 3 years ago
• freechipsproject / firrtl-interpreter

  View on GitHub
  A scala based simulator for circuits described by a LoFirrtl file
  ☆49Jan 12, 2023Updated 3 years ago
• riscvarchive / riscv-qemu

  View on GitHub
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Apr 12, 2019Updated 6 years ago
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• pulp-platform / adv_dbg_if

  View on GitHub
  Advanced Debug Interface
  ☆14Jan 23, 2025Updated last year
• CTSRD-CHERI / beri

  View on GitHub
  The BERI and CHERI processor and hardware platform
  ☆50Mar 27, 2017Updated 8 years ago
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆42Jul 9, 2024Updated last year
• riscvarchive / riscv-lld

  View on GitHub
  RISC-V port of LLVM Linker
  ☆24Aug 3, 2018Updated 7 years ago
• TUD-OS / NUL

  View on GitHub
  NOVA userland
  ☆49Jan 6, 2014Updated 12 years ago
• KestrelComputer / polaris

  View on GitHub
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Feb 24, 2023Updated 2 years ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-boom / fpga-zynq

  View on GitHub
  Support for Rocket Chip on Zynq FPGAs
  ☆40Apr 24, 2019Updated 6 years ago
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 3 months ago
• riscvarchive / riscv-old-gcc

  View on GitHub
  gcc+newlib and gcc+glibc toolchains
  ☆17Apr 12, 2019Updated 6 years ago
• zhouzaixin / arm_soc

  View on GitHub
  ☆14Jun 30, 2019Updated 6 years ago
• avpatel / kvmtool

  View on GitHub
  Native Linux KVM tool
  ☆12Feb 4, 2026Updated last week
• PureDarwin / xcbuild

  View on GitHub
  Xcode-compatible build tool. Forked for PureDarwin
  ☆13Jul 19, 2024Updated last year
• KhronosGroupArchives / WebCL-conformance

  View on GitHub
  WebCL conformance tests
  ☆20Feb 9, 2018Updated 8 years ago
• reswitched / newlib

  View on GitHub
  Newlib port for Switch
  ☆11Sep 19, 2018Updated 7 years ago
• seldridge / rocket-rocc-examples

  View on GitHub
  Tests for example Rocket Custom Coprocessors
  ☆75Feb 19, 2020Updated 5 years ago
• riscvarchive / riscv-linux

  View on GitHub
  RISC-V Linux Port
  ☆608Apr 12, 2019Updated 6 years ago
• jdryg / RISCVEmu

  View on GitHub
  Toy RISC-V emulator
  ☆15Oct 10, 2017Updated 8 years ago
• KhronosGroupArchives / webcl-clang-dev

  View on GitHub
  WebCL clang Dev
  ☆14Sep 9, 2013Updated 12 years ago
• onchipuis / mriscv_vivado

  View on GitHub
  A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
  ☆13Apr 12, 2017Updated 8 years ago
• agl / certificatetransparency

  View on GitHub
  Certificate Transparency stuff
  ☆18Jul 28, 2016Updated 9 years ago
• HSAFoundation / HSAIL-Instruction-Set-Simulator

  View on GitHub
  HSAIL Instruction Set Simulator - for testing execution of HSAIL Brig files
  ☆36Sep 18, 2014Updated 11 years ago
• pulp-platform / hci

  View on GitHub
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆14Updated this week
• PureDarwin / PureDarwin-XNU

  View on GitHub
  The PureDarwin XNU Kernel -- This Kernel is considered Experimental and should be used with caution!
  ☆14Sep 23, 2020Updated 5 years ago
• jbush001 / FPGAWhack

  View on GitHub
  Video Effects on VGA
  ☆15Jan 7, 2019Updated 7 years ago
• enjoy-digital / litex_vexriscv_smp_test

  View on GitHub
  VexRiscv-SMP integration test with LiteX.
  ☆26Nov 16, 2020Updated 5 years ago
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscvarchive / riscv-wiki

  View on GitHub
  ☆246Nov 30, 2016Updated 9 years ago