Alternatives and similar repositories for riscv-qemu

Users that are interested in riscv-qemu are comparing it to the libraries listed below

• riscvarchive / riscv-linux

  View on GitHub
  RISC-V Linux Port
  ☆608Apr 12, 2019Updated 6 years ago
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆64Mar 31, 2019Updated 6 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• larkmjc / rv8

  View on GitHub
  RISC-V simulator for x86-64
  ☆721Feb 5, 2022Updated 4 years ago
• riscvarchive / riscv-clang

  View on GitHub
  ☆27Apr 12, 2019Updated 6 years ago
• riscvarchive / riscv-wiki

  View on GitHub
  ☆246Nov 30, 2016Updated 9 years ago
• riscvarchive / riscv-glibc

  View on GitHub
  RISC-V port of GNU's libc
  ☆72Mar 19, 2021Updated 4 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• ucb-bar / esp-llvm

  View on GitHub
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Feb 10, 2021Updated 5 years ago
• riscv-software-src / riscv-angel

  View on GitHub
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆355Aug 25, 2020Updated 5 years ago
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• riscvarchive / riscv-poky

  View on GitHub
  Port of the Yocto Project to the RISC-V ISA
  ☆60Jan 10, 2019Updated 7 years ago
• lowRISC / lowrisc-fpga

  View on GitHub
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Oct 2, 2019Updated 6 years ago
• riscvarchive / riscv-lld

  View on GitHub
  RISC-V port of LLVM Linker
  ☆24Aug 3, 2018Updated 7 years ago
• klessydra / F03x

  View on GitHub
  A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance
  ☆16Aug 24, 2024Updated last year
• lowRISC / lowrisc-chip

  View on GitHub
  The root repo for lowRISC project and FPGA demos.
  ☆601Aug 3, 2023Updated 2 years ago
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,677Jan 9, 2026Updated last month
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• demoscene-source-archive / okiedokie

  View on GitHub
  "Okiedokie" by Soopadoopa
  ☆15Aug 22, 2020Updated 5 years ago
• atthecodeface / cdl_hardware

  View on GitHub
  CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
  ☆17Feb 20, 2020Updated 5 years ago
• Saanlima / RISC5Verilog_psram

  View on GitHub
  ☆16Jan 12, 2021Updated 5 years ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• larkmjc / busybear-linux

  View on GitHub
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Jul 9, 2024Updated last year
• klessydra / T03x

  View on GitHub
  A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆19Jul 4, 2025Updated 7 months ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,496Updated this week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• zxmarcos / riscado-v

  View on GitHub
  RISCV implementation in Verilog (RV32I spec)
  ☆18Nov 5, 2025Updated 3 months ago
• sifiveinc / freedom-u-sdk

  View on GitHub
  Freedom U Software Development Kit (FUSDK)
  ☆296Jan 23, 2026Updated 3 weeks ago
• RoaLogic / RV12

  View on GitHub
  RISC-V CPU Core
  ☆405Jun 24, 2025Updated 7 months ago
• riscvarchive / ISA_Formal_Spec_Public_Review

  View on GitHub
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Jun 18, 2020Updated 5 years ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆509Oct 9, 2025Updated 4 months ago
• chipsalliance / firrtl

  View on GitHub
  Flexible Intermediate Representation for RTL
  ☆747Aug 20, 2024Updated last year
• illustris / FreeRTOS-RISCV

  View on GitHub
  A port of FreeRTOS for the RISC-V ISA
  ☆79Apr 22, 2019Updated 6 years ago
• ninjadev / si

  View on GitHub
  Flat Shade Society - Solskogen 2019 invite
  ☆10Oct 2, 2019Updated 6 years ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Feb 5, 2026Updated last week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• jdryg / RISCVEmu

  View on GitHub
  Toy RISC-V emulator
  ☆15Oct 10, 2017Updated 8 years ago
• ucb-bar / fpga-zynq

  View on GitHub
  Support for Rocket Chip on Zynq FPGAs
  ☆415Jan 29, 2019Updated 7 years ago