Alternatives and similar repositories for riscv-qemu:

Users that are interested in riscv-qemu are comparing it to the libraries listed below

• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆606Updated 5 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated 2 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,151Updated 2 years ago
• sifive / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆283Updated this week
• riscvarchive / riscv-wiki
  ☆250Updated 8 years ago
• riscvarchive / riscv-gcc
  ☆368Updated last year
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆694Updated 3 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 2 years ago
• sifive / freedom-e-sdk
  Open Source Software for Developing on the Freedom E Platform - Deprecated
  ☆584Updated 7 months ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆513Updated 4 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆860Updated 4 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆118Updated last year
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆463Updated this week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆403Updated 6 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆473Updated this week
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆156Updated last year
• riscv-non-isa / riscv-arch-test
  ☆538Updated this week
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆720Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆258Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆592Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆559Updated 6 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆311Updated 8 months ago
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆215Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆208Updated 11 months ago