Alternatives and similar repositories for riscv-qemu

Users that are interested in riscv-qemu are comparing it to the libraries listed below

• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆609Updated 6 years ago
• riscvarchive / riscv-wiki
  ☆250Updated 8 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆296Updated last month
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆657Updated 3 weeks ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆602Updated 2 years ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 2 years ago
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆710Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆551Updated last week
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆469Updated 4 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆348Updated 5 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆495Updated 3 weeks ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆203Updated 4 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆123Updated 2 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆494Updated last week
• Xilinx / qemu
  Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
  ☆270Updated 3 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆792Updated 2 weeks ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆873Updated 5 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆410Updated 6 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆275Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 5 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆153Updated 2 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆172Updated 9 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated last year
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year