This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆95Jul 20, 2026Updated last week
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆72Updated this week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Jun 26, 2026Updated last month
- RISC-V Security Model☆38Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 4 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The RISC-V External Debug Security Specification☆20Jul 21, 2026Updated last week
- ☆40Mar 6, 2026Updated 4 months ago
- Risc-V hypervisor for TEE development☆135Jan 14, 2026Updated 6 months ago
- RISC-V IOMMU Specification☆165Jul 21, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 4 months ago
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- ☆32Jul 21, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆60Jul 21, 2026Updated last week
- ☆91Aug 26, 2025Updated 11 months ago
- ☆38Aug 6, 2022Updated 3 years ago
- ☆34Jul 21, 2026Updated last week
- CV32E40X Design-Verification environment☆18Jun 2, 2026Updated last month
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 11 months ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34Jul 20, 2026Updated last week
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 4 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V Processor Trace Specification☆218Jul 20, 2026Updated last week
- A port of the RIPE suite to RISC-V.☆30Oct 10, 2018Updated 7 years ago
- ☆17Sep 20, 2019Updated 6 years ago
- RISC-V Confidential VM Extension☆17Jan 14, 2026Updated 6 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- Sth in Control-Flow Integrity☆19Dec 25, 2018Updated 7 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- A thin-hypervisor that runs on aarch64 CPUs.☆104May 28, 2026Updated 2 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆478Jul 21, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Hydradancer firmware supporting the Facedancer backend for the Hydradancer dongle and HydraUSB3☆24Dec 10, 2025Updated 7 months ago
- The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, …☆33Jul 20, 2026Updated last week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆66Jul 16, 2026Updated last week
- Documentation of the RISC-V C API☆88Jul 20, 2026Updated last week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago