riscv / riscv-cfiLinks
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆87Updated 3 weeks ago
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below
Sorting:
- RISC-V Security Model☆30Updated 3 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated this week
- RISC-V IOMMU Specification☆117Updated 2 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆129Updated 9 months ago
- ☆150Updated last year
- ☆86Updated 3 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆68Updated last week
- Documentation of the RISC-V C API☆76Updated 3 weeks ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- RISC-V architecture concurrency model litmus tests☆78Updated this week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- RISC-V Architecture Profiles☆150Updated 3 months ago
- ☆89Updated 2 months ago
- Risc-V hypervisor for TEE development☆116Updated 2 weeks ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Working Draft of the RISC-V J Extension Specification☆186Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- RISC-V Processor Trace Specification☆182Updated 2 weeks ago
- Rust RISC-V Virtual Machine☆104Updated 6 months ago
- CHERI-RISC-V model written in Sail☆59Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- ☆36Updated 3 years ago
- ☆80Updated 2 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆29Updated 3 weeks ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago
- ☆38Updated 2 years ago