Alternatives and similar repositories for riscv-cfi

Users that are interested in riscv-cfi are comparing it to the libraries listed below

• riscv-non-isa / riscv-security-model

  View on GitHub
  RISC-V Security Model
  ☆34Feb 5, 2026Updated last week
• riscv / riscv-control-transfer-records

  View on GitHub
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Feb 19, 2025Updated 11 months ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Mar 3, 2022Updated 3 years ago
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆193Dec 23, 2025Updated last month
• riscv / riscv-memory-tagging

  View on GitHub
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Dec 18, 2025Updated last month
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Updated this week
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Updated this week
• openhwgroup / cv32e40x-dv

  View on GitHub
  CV32E40X Design-Verification environment
  ☆16Mar 25, 2024Updated last year
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscvarchive / riscv-tee

  View on GitHub
  ☆38Aug 6, 2022Updated 3 years ago
• bu-icsg / PHMon

  View on GitHub
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆27Aug 10, 2020Updated 5 years ago
• rivosinc / salus

  View on GitHub
  Risc-V hypervisor for TEE development
  ☆126Jan 14, 2026Updated last month
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• comparch-security / chipyard-random-llc

  View on GitHub
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Sep 18, 2024Updated last year
• riscvarchive / security

  View on GitHub
  RISC-V Security HC admin repo
  ☆18Jan 7, 2025Updated last year
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• RIKEN-RCCS / MilvusVisor

  View on GitHub
  A thin-hypervisor that runs on aarch64 CPUs.
  ☆103Feb 2, 2026Updated last week
• luojia65 / test-d1-flash-bare

  View on GitHub
  Test run any program on D1 Nezha board flash
  ☆27Jul 29, 2022Updated 3 years ago
• vul337 / cfi-eval

  View on GitHub
  ☆22Nov 12, 2020Updated 5 years ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• riscv-non-isa / riscv-external-debug-security

  View on GitHub
  The RISC-V External Debug Security Specification
  ☆20Feb 5, 2026Updated last week
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• TeamVault / LLVM-CFI

  View on GitHub
  ☆12Jun 14, 2021Updated 4 years ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆16Nov 10, 2022Updated 3 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Updated this week
• SoftwareLanguagesSecurityLab / ConFIRM

  View on GitHub
  ☆25Jun 16, 2021Updated 4 years ago
• CTSRD-CHERI / llvm-project

  View on GitHub
  Fork of LLVM adding CHERI support
  ☆64Updated this week
• uCFI-GATech / ucfi-compiler

  View on GitHub
  ☆17Sep 20, 2019Updated 6 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• draperlaboratory / hope-RIPE

  View on GitHub
  A port of the RIPE suite to RISC-V.
  ☆29Oct 10, 2018Updated 7 years ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆157Feb 5, 2026Updated last week
• stemnic / rustyvisor

  View on GitHub
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Oct 21, 2024Updated last year
• r00t4dm / CVE-2020-27955

  View on GitHub
  ☆17Nov 24, 2020Updated 5 years ago