riscv / riscv-cfi
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆86Updated last month
Alternatives and similar repositories for riscv-cfi:
Users that are interested in riscv-cfi are comparing it to the libraries listed below
- RISC-V Security Model☆30Updated last week
- RISC-V IOMMU Specification☆109Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆46Updated 3 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆124Updated 6 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- RISC-V Architecture Profiles☆137Updated last month
- ☆85Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated last week
- Risc-V hypervisor for TEE development☆112Updated last year
- ☆86Updated last week
- Machine-readable database of the RISC-V specification, and tools to generate various views☆46Updated this week
- ☆150Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆63Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆26Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 4 months ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- Working Draft of the RISC-V J Extension Specification☆178Updated last month
- ☆42Updated 3 years ago
- PLIC Specification☆140Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆260Updated last week
- CHERI-RISC-V model written in Sail☆58Updated last week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆103Updated 2 years ago
- RISC-V Processor Trace Specification☆174Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago