riscv / riscv-cfiLinks
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆90Updated last week
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below
Sorting:
- RISC-V Security Model☆30Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆58Updated last week
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- RISC-V IOMMU Specification☆125Updated last week
- Risc-V hypervisor for TEE development☆119Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- ☆89Updated 3 years ago
- CHERI-RISC-V model written in Sail☆61Updated 3 weeks ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- Rust RISC-V Virtual Machine☆106Updated 8 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 5 months ago
- RISC-V Architecture Profiles☆160Updated 5 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated last week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆99Updated 3 years ago
- ☆38Updated 3 years ago
- Documentation of the RISC-V C API☆77Updated last week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆74Updated this week
- ☆149Updated last year
- Working Draft of the RISC-V J Extension Specification☆190Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- QEMU with support for CHERI☆59Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆97Updated 3 weeks ago
- ☆30Updated last week
- PLIC Specification☆144Updated 2 years ago
- ☆92Updated 4 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆272Updated last week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆58Updated 2 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 7 months ago