riscv / riscv-cfiLinks
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆92Updated 3 weeks ago
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below
Sorting:
- RISC-V Security Model☆31Updated 3 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated 2 weeks ago
- Risc-V hypervisor for TEE development☆121Updated 2 months ago
- RISC-V IOMMU Specification☆126Updated this week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated last week
- Working Draft of the RISC-V J Extension Specification☆191Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- CHERI-RISC-V model written in Sail☆64Updated last month
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆75Updated this week
- Documentation of the RISC-V C API☆77Updated 3 weeks ago
- ☆149Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Rust RISC-V Virtual Machine☆106Updated 9 months ago
- RISC-V Architecture Profiles☆163Updated 6 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆99Updated 3 years ago
- RISC-V Processor Trace Specification☆192Updated 2 weeks ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- ☆89Updated 3 years ago
- ☆39Updated 3 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last week
- QEMU with support for CHERI☆59Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆274Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- ☆92Updated 3 weeks ago
- Machine-readable database of the RISC-V specification, and tools to generate various views☆99Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- PLIC Specification☆145Updated 2 weeks ago