riscv / riscv-cfiLinks
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆92Updated 2 weeks ago
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below
Sorting:
- RISC-V Security Model☆32Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated last week
- Risc-V hypervisor for TEE development☆122Updated 3 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- RISC-V IOMMU Specification☆130Updated last week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- ☆90Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated last week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆80Updated this week
- Rust RISC-V Virtual Machine☆108Updated last month
- Working Draft of the RISC-V J Extension Specification☆191Updated last month
- CHERI-RISC-V model written in Sail☆64Updated 2 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- ☆147Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- RISC-V Architecture Profiles☆166Updated 3 weeks ago
- CHERI ISA Specification☆24Updated last month
- ☆96Updated last month
- Documentation of the RISC-V C API☆77Updated this week
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- ☆39Updated 4 years ago
- RISC-V Processor Trace Specification☆194Updated last month
- QEMU with support for CHERI☆59Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆158Updated 3 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆106Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆277Updated this week
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago