This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆96Feb 27, 2026Updated last week
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below
Sorting:
- RISC-V Security Model☆34Feb 27, 2026Updated last week
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated this week
- ☆38Jul 9, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- RISC-V IOMMU Specification☆148Updated this week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆28Dec 18, 2025Updated 2 months ago
- ☆89Aug 26, 2025Updated 6 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- ☆32Feb 6, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- ☆38Aug 6, 2022Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- Risc-V hypervisor for TEE development☆132Jan 14, 2026Updated last month
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- RISC-V Security HC admin repo☆18Jan 7, 2025Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- A thin-hypervisor that runs on aarch64 CPUs.☆103Feb 22, 2026Updated last week
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- ☆34Feb 6, 2026Updated last month
- ☆12Jun 14, 2021Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Feb 27, 2026Updated last week
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- RISC-V Processor Trace Specification☆208Feb 27, 2026Updated last week
- ☆25Jun 16, 2021Updated 4 years ago
- Fork of LLVM adding CHERI support☆68Updated this week
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- ☆17Sep 20, 2019Updated 6 years ago
- A port of the RIPE suite to RISC-V.☆29Oct 10, 2018Updated 7 years ago
- RISC-V Packed SIMD Extension☆159Updated this week
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- ☆17Nov 24, 2020Updated 5 years ago
- Working Draft of the RISC-V Debug Specification Standard☆505Updated this week