This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
☆95Apr 3, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-cfi
Users that are interested in riscv-cfi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆31Mar 29, 2026Updated 2 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆68Apr 7, 2026Updated last week
- RISC-V Security Model☆34Apr 2, 2026Updated 2 weeks ago
- ☆38Mar 6, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated 2 weeks ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Risc-V hypervisor for TEE development☆133Jan 14, 2026Updated 3 months ago
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- The RISC-V External Debug Security Specification☆20Apr 6, 2026Updated last week
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- ☆32Apr 8, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆38Aug 6, 2022Updated 3 years ago
- ☆89Aug 26, 2025Updated 7 months ago
- ☆34Apr 8, 2026Updated last week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Apr 8, 2026Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 8 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, …☆26Mar 10, 2026Updated last month
- RISC-V Processor Trace Specification☆216Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Sth in Control-Flow Integrity☆20Dec 25, 2018Updated 7 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- ☆17Sep 20, 2019Updated 6 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆468Apr 7, 2026Updated last week
- A port of the RIPE suite to RISC-V.☆29Oct 10, 2018Updated 7 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- RISC-V Confidential VM Extension☆15Jan 14, 2026Updated 3 months ago
- Documentation of the RISC-V C API☆84Apr 9, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆67Mar 7, 2026Updated last month
- RISC-V Packed SIMD Extension☆165Apr 1, 2026Updated 2 weeks ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆25Jun 16, 2021Updated 4 years ago
- ☆23Jun 23, 2023Updated 2 years ago
- RISC-V Opcodes☆853Mar 24, 2026Updated 3 weeks ago