☆100Apr 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V IOMMU Specification☆157Updated this week
- ☆42Jan 14, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆185Apr 22, 2026Updated 2 weeks ago
- PLIC Specification☆152Apr 8, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Apr 30, 2026Updated last week
- ☆34Apr 20, 2026Updated 2 weeks ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- ☆38Mar 6, 2026Updated 2 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- RISC-V Processor Trace Specification☆217Apr 28, 2026Updated last week
- Linux kernel source tree☆21Apr 29, 2026Updated last week
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11May 1, 2026Updated last week
- ☆91Aug 26, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Core Local Interrupt Controller (CLINT)☆30Apr 8, 2026Updated last month
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆33Apr 28, 2026Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last month
- Documentation for the RISC-V Supervisor Binary Interface☆470Apr 7, 2026Updated last month
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆69Apr 27, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 8 months ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16Updated this week
- ☆23Jun 14, 2023Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆59Apr 8, 2026Updated last month
- ☆18Jul 26, 2024Updated last year
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 3 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆67Mar 7, 2026Updated 2 months ago
- ☆13Nov 20, 2025Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆87Feb 5, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- ☆17Mar 21, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- Android 姿势整理和音视频方向☆12Dec 5, 2020Updated 5 years ago
- Linux KVM RISC-V repo☆63Apr 27, 2026Updated last week