☆106Jul 20, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- ☆43Jan 14, 2022Updated 4 years ago
- RISC-V IOMMU Specification☆170Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- PLIC Specification☆158Jul 20, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆26Sep 1, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- ☆34Jul 21, 2026Updated 2 months ago
- RISC-V Processor Trace Specification☆224Oct 5, 2026Updated last week
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated 2 weeks ago
- ☆90Aug 26, 2025Updated last year
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆25Sep 13, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆40Mar 6, 2026Updated 7 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- Documentation for the RISC-V Supervisor Binary Interface☆483Jul 21, 2026Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆33Oct 5, 2026Updated last week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Oct 5, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆144Feb 29, 2024Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,480Jun 28, 2024Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated 2 months ago
- ☆23Jun 14, 2023Updated 3 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆17Oct 5, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆71Jul 16, 2026Updated 3 months ago
- ☆12Updated this week
- ☆17Oct 3, 2026Updated 2 weeks ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Sep 3, 2026Updated last month
- Sail RISC-V model☆782Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago