☆101Jun 11, 2026Updated last week
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V IOMMU Specification☆164Jun 8, 2026Updated last week
- ☆43Jan 14, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- PLIC Specification☆152Apr 8, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated last week
- ☆34Apr 20, 2026Updated last month
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- ☆39Mar 6, 2026Updated 3 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- RISC-V Processor Trace Specification☆217Updated this week
- Linux kernel source tree☆21Jun 8, 2026Updated last week
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Jun 2, 2026Updated 2 weeks ago
- ☆91Aug 26, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Core Local Interrupt Controller (CLINT)☆31Apr 8, 2026Updated 2 months ago
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34May 22, 2026Updated 3 weeks ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆474May 13, 2026Updated last month
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 25, 2026Updated 3 weeks ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 10 months ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16May 29, 2026Updated 2 weeks ago
- ☆23Jun 14, 2023Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated 2 months ago
- ☆18Jul 26, 2024Updated last year
- RISC-V architecture concurrency model litmus tests☆104May 20, 2026Updated 3 weeks ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆69Mar 7, 2026Updated 3 months ago
- ☆12Jun 3, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆91Feb 5, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- ☆17Mar 21, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- Android 姿势整理和音视频方向☆12Dec 5, 2020Updated 5 years ago
- Linux KVM RISC-V repo☆64Updated this week