Alternatives and similar repositories for riscv-aia

Users that are interested in riscv-aia are comparing it to the libraries listed below

• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆46Jan 27, 2025Updated last year
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• KuangjuX / hypocaust-2

  View on GitHub
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆59Nov 30, 2023Updated 2 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Updated this week
• riscv-non-isa / riscv-ras-eri

  View on GitHub
  The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …
  ☆10Feb 6, 2026Updated last week
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Updated this week
• riscv-non-isa / server-soc

  View on GitHub
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆30Updated this week
• openhwgroup / core-v-sw

  View on GitHub
  Main Repo for the OpenHW Group Software Task Group
  ☆17Mar 11, 2025Updated 11 months ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• KuangjuX / hypercraft

  View on GitHub
  hypercraft is a VMM library written in Rust.
  ☆54Oct 20, 2024Updated last year
• pulp-platform / clint

  View on GitHub
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆30Jan 16, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated last week
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 4 months ago
• kprasadvnsi / JH71xx-tools

  View on GitHub
  Bootloader recovery and updater tool for StarFive JH71x0 SoCs.
  ☆15Apr 30, 2022Updated 3 years ago
• openhwgroup / corev-llvm-project

  View on GitHub
  ☆18Jul 26, 2024Updated last year
• riscv / riscv-control-transfer-records

  View on GitHub
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Feb 19, 2025Updated 11 months ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Mar 3, 2022Updated 3 years ago
• riscv-non-isa / riscv-ap-tee

  View on GitHub
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆65Dec 18, 2025Updated last month
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 2 years ago
• avpatel / linux

  View on GitHub
  Linux kernel source tree
  ☆21Feb 4, 2026Updated last week
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated 3 weeks ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• whutddk / Rift2Core

  View on GitHub
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Feb 6, 2024Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆59Feb 6, 2026Updated last week
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Feb 11, 2025Updated last year
• rivosinc / JumpStart

  View on GitHub
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Jan 19, 2026Updated 3 weeks ago
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago