☆101Apr 18, 2026Updated last month
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V IOMMU Specification☆162May 13, 2026Updated 2 weeks ago
- ☆42Jan 14, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆187Apr 22, 2026Updated last month
- PLIC Specification☆152Apr 8, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆295May 22, 2026Updated last week
- ☆34Apr 20, 2026Updated last month
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- ☆38Mar 6, 2026Updated 2 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- RISC-V Processor Trace Specification☆217Updated this week
- Linux kernel source tree☆21Updated this week
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11May 1, 2026Updated 3 weeks ago
- ☆91Aug 26, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- hypercraft is a VMM library written in Rust.☆54Oct 20, 2024Updated last year
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆34May 22, 2026Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 months ago
- Documentation for the RISC-V Supervisor Binary Interface☆471May 13, 2026Updated 2 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 20, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆514Apr 8, 2026Updated last month
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16May 20, 2026Updated last week
- ☆23Jun 14, 2023Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated last month
- ☆18Jul 26, 2024Updated last year
- RISC-V architecture concurrency model litmus tests☆102May 20, 2026Updated last week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆69Mar 7, 2026Updated 2 months ago
- ☆12Nov 20, 2025Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆50Feb 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 21, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- Android 姿势整理和音视频方向☆12Dec 5, 2020Updated 5 years ago
- Linux KVM RISC-V repo☆63Updated this week
- ☆20Oct 13, 2025Updated 7 months ago