riscv-non-isa / riscv-uefi
☆29Updated 2 years ago
Alternatives and similar repositories for riscv-uefi:
Users that are interested in riscv-uefi are comparing it to the libraries listed below
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆49Updated 2 weeks ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆24Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆37Updated last year
- SiFive OpenEmbedded / Yocto BSP Layer☆52Updated last month
- ☆87Updated 3 weeks ago
- RISC-V IOMMU Specification☆112Updated this week
- ☆28Updated last month
- ☆42Updated 3 years ago
- KVM RISC-V HowTOs☆46Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆47Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- RISC-V Specific Device Tree Documentation☆42Updated 9 months ago
- Documentation and status of UEFI on RISC-V☆57Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- The RISC-V External Debug Security Specification☆19Updated last week
- RISC-V Configuration Structure☆38Updated 5 months ago
- XuanTie vendor extension Instruction Set spec☆36Updated 2 months ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated this week
- ☆36Updated 3 years ago
- ☆86Updated 2 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆38Updated last month
- RISC-V Profiles and Platform Specification☆113Updated last year
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆65Updated last week
- Trivial RISC-V Linux binary bootloader☆50Updated 4 years ago
- AIA IP compliant with the RISC-V AIA spec☆38Updated 2 months ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated this week
- The RV BRS test suite checks for compliance against the RVI Boot and Runtime Service specification.☆10Updated 8 months ago
- Documentation of the RISC-V C API☆76Updated last month
- RISC-V Security Model☆30Updated 2 weeks ago