riscv-non-isa / riscv-uefiLinks
☆29Updated 3 years ago
Alternatives and similar repositories for riscv-uefi
Users that are interested in riscv-uefi are comparing it to the libraries listed below
Sorting:
- ☆30Updated this week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- KVM RISC-V HowTOs☆47Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated this week
- ☆89Updated 3 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆49Updated this week
- RISC-V IOMMU Specification☆119Updated last week
- Documentation and status of UEFI on RISC-V☆58Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆52Updated last week
- RISC-V Configuration Structure☆38Updated 7 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆24Updated 3 years ago
- RISC-V Specific Device Tree Documentation☆42Updated 11 months ago
- ☆86Updated 3 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- ☆36Updated 3 years ago
- Linux KVM RISC-V repo☆58Updated last week
- ☆42Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆42Updated 4 months ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆24Updated this week
- RISC-V Profiles and Platform Specification☆113Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- ☆61Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆29Updated this week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆72Updated this week
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated last year
- Documentation of the RISC-V C API☆76Updated this week
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆16Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago