riscv-non-isa / riscv-uefiLinks
☆33Updated 3 years ago
Alternatives and similar repositories for riscv-uefi
Users that are interested in riscv-uefi are comparing it to the libraries listed below
Sorting:
- ☆96Updated 2 months ago
- KVM RISC-V HowTOs☆47Updated 3 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- Documentation and status of UEFI on RISC-V☆64Updated 4 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- RISC-V IOMMU Specification☆139Updated this week
- ☆89Updated 2 months ago
- RISC-V Architecture Profiles☆166Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆63Updated last week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆85Updated this week
- ☆32Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆150Updated this week
- Documentation of the RISC-V C API☆78Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆106Updated last month
- PLIC Specification☆150Updated 2 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆55Updated this week
- RISC-V Security Model☆33Updated last week
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 months ago
- RISC-V Processor Trace Specification☆195Updated last month
- ☆147Updated last year
- ☆42Updated 3 years ago
- XuanTie vendor extension Instruction Set spec☆41Updated 5 months ago
- RISC-V Configuration Structure☆41Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- ☆39Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆36Updated last week