riscv-non-isa / riscv-uefi
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-uefi
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 2 years ago
- ☆59Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆50Updated 2 weeks ago
- XuanTie vendor extension Instruction Set spec☆30Updated 2 months ago
- KVM RISC-V HowTOs☆42Updated 2 years ago
- RISC-V Specific Device Tree Documentation☆41Updated 4 months ago
- The RV BRS test suite checks for compliance against the RVI Boot and Runtime Service specification.☆10Updated 3 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆40Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆40Updated this week
- ☆27Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆22Updated 2 years ago
- Weekly update for SG2042 ecosystem. RISC-V is inevitable!☆22Updated this week
- Trivial RISC-V Linux binary bootloader☆44Updated 3 years ago
- Documentation of the RISC-V C API☆74Updated this week
- The ISA specification for the ZiCondOps extension.☆19Updated 7 months ago
- RISC-V Configuration Structure☆36Updated last week
- ☆80Updated this week
- Risc-V hypervisor for TEE development☆97Updated last year
- Documentation and status of UEFI on RISC-V☆53Updated 3 years ago
- RISC-V Profiles and Platform Specification☆112Updated last year
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆34Updated last year
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- A linker script generator for SiFive's Freedom platform☆32Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆34Updated 10 months ago
- Linux KVM RISC-V repo☆49Updated this week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆89Updated 3 months ago
- ☆31Updated this week
- Yocto project for Xuantie RISC-V CPU☆37Updated 4 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆17Updated 2 weeks ago
- RISC-V Architecture Profiles☆116Updated last week