riscv-non-isa/riscv-uefi external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-uefi

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-uefi)

Close

riscv-non-isa / riscv-uefiView on GitHubMore

• External links
• Readme badge

☆34Mar 7, 2026Updated this week

Alternatives and similar repositories for riscv-uefi

Users that are interested in riscv-uefi are comparing it to the libraries listed below

• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆148Mar 3, 2026Updated last week
• riscv-admin / riscv-uefi-edk2-docs

  View on GitHub
  Documentation and status of UEFI on RISC-V
  ☆64Aug 25, 2021Updated 4 years ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Mar 3, 2022Updated 4 years ago
• riscv / riscv-aia

  View on GitHub
  ☆99Updated this week
• luojia65 / zihai

  View on GitHub
  自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software
  ☆25Apr 21, 2022Updated 3 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• riscv-non-isa / riscv-ras-eri

  View on GitHub
  The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …
  ☆11Mar 1, 2026Updated last week
• tjeznach / linux

  View on GitHub
  Linux kernel source tree
  ☆14Jun 25, 2025Updated 8 months ago
• rustsbi / sbi-rt

  View on GitHub
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Jan 10, 2024Updated 2 years ago
• HUST-OS / luojia-os-labs

  View on GitHub
  洛佳的异步内核实验室
  ☆25May 22, 2021Updated 4 years ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆456Updated this week
• ZerQAQ / Zroutinue

  View on GitHub
  a coroutinue lib writen by pure C
  ☆10Feb 24, 2021Updated 5 years ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated last month
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 3 years ago
• YdrMaster / dtb-walker

  View on GitHub
  遍历设备树二进制对象
  ☆14Nov 22, 2025Updated 3 months ago
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• TianhuaTao / uCore-SMP

  View on GitHub
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Jun 3, 2022Updated 3 years ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Updated this week
• Gallium70 / rv-n-ext-impl

  View on GitHub
  ☆12Apr 19, 2023Updated 2 years ago
• yunzhongOvO / Linpack-HPL

  View on GitHub
  Linpack: configuration, install, optimization
  ☆16Jul 3, 2019Updated 6 years ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆17Nov 10, 2022Updated 3 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• kprasadvnsi / JH71xx-tools

  View on GitHub
  Bootloader recovery and updater tool for StarFive JH71x0 SoCs.
  ☆15Apr 30, 2022Updated 3 years ago
• ring00 / bbl-ucore

  View on GitHub
  uCore OS Labs on Berkeley bootloader
  ☆38Feb 1, 2018Updated 8 years ago
• efeslab / eecs582

  View on GitHub
  Course website for Advanced Operating Systems
  ☆13Apr 8, 2022Updated 3 years ago
• YdrMaster / cuda-driver

  View on GitHub
  基于 CUDA Driver API 的 cuda 运行时环境
  ☆14Jul 30, 2025Updated 7 months ago
• jyao1 / rust-firmware

  View on GitHub
  ☆20Jun 10, 2023Updated 2 years ago
• LearningOS / uCore-Tutorial-Guide-2022S

  View on GitHub
  ☆18May 31, 2022Updated 3 years ago
• dramforever / opensbi-h

  View on GitHub
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Aug 15, 2025Updated 6 months ago
• KuangjuX / hypercraft

  View on GitHub
  hypercraft is a VMM library written in Rust.
  ☆54Oct 20, 2024Updated last year
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆46Jan 27, 2025Updated last year
• Penglai-Enclave / Penglai-Enclave-TVM

  View on GitHub
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆41Jun 5, 2023Updated 2 years ago
• HUST-OS / design-pattern-notes

  View on GitHub
  各类内核的设计思路
  ☆19May 19, 2021Updated 4 years ago