riscv-non-isa / riscv-uefi
☆29Updated 2 years ago
Alternatives and similar repositories for riscv-uefi:
Users that are interested in riscv-uefi are comparing it to the libraries listed below
- RISC-V Configuration Structure☆37Updated 4 months ago
- ☆86Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆46Updated 2 weeks ago
- The ISA specification for the ZiCondOps extension.☆19Updated 11 months ago
- RISC-V IOMMU Specification☆109Updated this week
- ☆28Updated 3 weeks ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- RISC-V Specific Device Tree Documentation☆42Updated 8 months ago
- ☆85Updated 2 years ago
- KVM RISC-V HowTOs☆46Updated 2 years ago
- ☆42Updated 3 years ago
- RISC-V Profiles and Platform Specification☆113Updated last year
- ☆60Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆26Updated last week
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆24Updated 3 years ago
- RISC-V Architecture Profiles☆137Updated last month
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- Linux KVM RISC-V repo☆55Updated last week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated 3 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆45Updated 2 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆36Updated last month
- The RISC-V External Debug Security Specification☆19Updated last week
- RISC-V Security Model☆30Updated this week
- Documentation of the RISC-V C API☆76Updated 2 weeks ago
- XuanTie vendor extension Instruction Set spec☆34Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆31Updated last week
- Documentation and status of UEFI on RISC-V☆55Updated 3 years ago
- Yocto project for Xuantie RISC-V CPU☆38Updated 2 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆63Updated this week