chipsalliance / rocket-chip-blocksLinks
RTL blocks compatible with the Rocket Chip Generator
☆16Updated 3 months ago
Alternatives and similar repositories for rocket-chip-blocks
Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below
Sorting:
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 7 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Wrapper for ETH Ariane Core☆20Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- This repo includes XiangShan's function units☆26Updated last week
- CV32E40X Design-Verification environment☆12Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated this week
- A Flexible Cache Architectural Simulator☆14Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- The specification for the FIRRTL language☆58Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- ☆25Updated 4 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Open-source high-performance non-blocking cache☆86Updated last month
- Simple runtime for Pulp platforms☆48Updated last month
- ☆84Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated 2 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆34Updated 2 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago