Alternatives and similar repositories for rocket-chip-blocks:

Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below

• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 6 months ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆29Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆36Updated this week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆69Updated this week
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 2 months ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 10 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆42Updated 3 weeks ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• ucb-bar / nvdla-wrapper
  Wraps the NVDLA project for Chipyard integration
  ☆19Updated 11 months ago
• OpenXiangShan / nexus-am
  ☆33Updated last month
• riscv-non-isa / riscv-semihosting
  ☆28Updated 3 weeks ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆73Updated last week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆11Updated 10 months ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆30Updated 9 months ago
• pulp-platform / redmule
  ☆41Updated last week
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆30Updated this week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 10 months ago
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆16Updated last month
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 3 months ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆34Updated last year
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆16Updated 3 weeks ago
• ucb-bar / testchipip
  ☆82Updated this week
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆67Updated 11 months ago
• sifive / block-pio-sifive
  An example of on-boarding a PIO block in with duh and wake
  ☆12Updated 4 years ago
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆24Updated last year