Alternatives and similar repositories for rocket-chip-blocks:

Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below

• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆18Updated 4 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated last month
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated last week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 4 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated last week
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆35Updated 2 years ago
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆27Updated last year
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆53Updated last week
• zhemao / riscv-dma
  A DMA Controller for RISCV CPUs
  ☆14Updated 9 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated this week
• AlSaqr-platform / he-soc
  ☆31Updated 2 weeks ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• ucb-bar / testchipip
  ☆82Updated this week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆39Updated this week
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆45Updated 3 weeks ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Updated 4 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• ucb-bar / asyncqueue
  Lightweight re-packaging of AsyncQueue library from rocket-chip
  ☆19Updated last year
• ucb-bar / nvdla-wrapper
  Wraps the NVDLA project for Chipyard integration
  ☆19Updated this week
• IBM / perfect-chisel
  Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
  ☆30Updated 2 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆78Updated this week
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆30Updated 11 months ago
• pulp-platform / axi_node
  AXI X-Bar
  ☆19Updated 5 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆60Updated 5 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆49Updated 2 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• pulp-platform / redmule
  ☆55Updated 2 weeks ago