chipsalliance / rocket-chip-blocksLinks
RTL blocks compatible with the Rocket Chip Generator
☆16Updated 4 months ago
Alternatives and similar repositories for rocket-chip-blocks
Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below
Sorting:
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 8 months ago
- CV32E40X Design-Verification environment☆13Updated last year
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- Wrapper for ETH Ariane Core☆22Updated 5 months ago
- ☆14Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Open-source non-blocking L2 cache☆46Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- ☆85Updated 2 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- The multi-core cluster of a PULP system.☆106Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆21Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated this week
- Chisel Cheatsheet☆33Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- Network components (NIC, Switch) for FireBox☆19Updated 9 months ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- ☆32Updated 3 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- ☆72Updated last week
- Pulp virtual platform☆23Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago