RTL blocks compatible with the Rocket Chip Generator
☆17Mar 30, 2025Updated 11 months ago
Alternatives and similar repositories for rocket-chip-blocks
Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below
Sorting:
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 24, 2026Updated last week
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- ☆22Mar 20, 2024Updated last year
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated last year
- ☆16May 22, 2023Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆87Jan 30, 2026Updated last month
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Compartmentalised monolithic library OS☆20Jul 15, 2021Updated 4 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Run SPEC CPU2006 on Linux with either an Intel, ARM, or PowerPC processors.☆26Apr 25, 2018Updated 7 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆29Mar 1, 2025Updated last year
- For education☆14Jan 3, 2026Updated 2 months ago
- ☆21Aug 13, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Software for Processing Audio☆33Aug 2, 2019Updated 6 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated 3 weeks ago
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Feb 24, 2026Updated last week
- ☆38Aug 6, 2022Updated 3 years ago
- AVD workshop repository to deliver workshop content specific to AVD.☆10Nov 4, 2025Updated 4 months ago
- A set of tools that make working with the Scala ecosystem even better.☆12Updated this week
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 5 years ago
- Eyrie enclave runtime kernel☆37Aug 2, 2023Updated 2 years ago
- ☆39Dec 8, 2024Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- ☆10Aug 7, 2025Updated 6 months ago