RTL blocks compatible with the Rocket Chip Generator
☆17Mar 30, 2025Updated 11 months ago
Alternatives and similar repositories for rocket-chip-blocks
Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last month
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆16May 22, 2023Updated 2 years ago
- ☆88Updated this week
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆20Dec 3, 2025Updated 3 months ago
- ☆38Dec 8, 2024Updated last year
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆29Mar 1, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆19Feb 9, 2022Updated 4 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- ☆16May 9, 2022Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- riscv.github.io☆11Jul 27, 2020Updated 5 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 3 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 6 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- ☆17Apr 25, 2024Updated last year
- RISC-V Processor Trace Specification☆209Updated this week
- ☆81Mar 10, 2026Updated 2 weeks ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago