chipsalliance / rocket-chip-blocksLinks
RTL blocks compatible with the Rocket Chip Generator
☆16Updated 6 months ago
Alternatives and similar repositories for rocket-chip-blocks
Users that are interested in rocket-chip-blocks are comparing it to the libraries listed below
Sorting:
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- CV32E40X Design-Verification environment☆13Updated last year
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last month
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- ☆14Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Open-source non-blocking L2 cache☆49Updated this week
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Updated last month
- ☆32Updated this week
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- Simple runtime for Pulp platforms☆49Updated this week
- ☆76Updated last week
- The specification for the FIRRTL language☆63Updated last week
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- ☆87Updated 3 months ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- Chisel Cheatsheet☆33Updated 2 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 8 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago