A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
☆67Mar 21, 2026Updated this week
Alternatives and similar repositories for zaozi
Users that are interested in zaozi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆29Jun 19, 2025Updated 9 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- ☆16Mar 19, 2026Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- ☆67Mar 3, 2026Updated 3 weeks ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆44Dec 5, 2025Updated 3 months ago
- ☆36Jul 22, 2025Updated 8 months ago
- ☆312Mar 14, 2026Updated last week
- ☆66Aug 5, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆71Feb 2, 2026Updated last month
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆11Dec 23, 2025Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Taiwei-3D-Flow☆42Updated this week
- ☆14Aug 31, 2025Updated 6 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆25Dec 4, 2025Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 19, 2026Updated last week
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- ☆81Oct 29, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year