RISC-V Torture Test
☆214Jul 11, 2024Updated last year
Alternatives and similar repositories for riscv-torture
Users that are interested in riscv-torture are comparing it to the libraries listed below
Sorting:
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆1,133Jan 22, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- ☆652Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆87Jan 30, 2026Updated last month
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- ☆368Sep 12, 2025Updated 5 months ago
- ☆51Jan 9, 2026Updated 2 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆197Dec 14, 2023Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Sail RISC-V model☆672Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- A template project for beginning new Chisel work☆693Feb 24, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆182Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- ☆10Nov 12, 2019Updated 6 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago