ucb-bar / riscv-tortureView external linksLinks
RISC-V Torture Test
☆213Jul 11, 2024Updated last year
Alternatives and similar repositories for riscv-torture
Users that are interested in riscv-torture are comparing it to the libraries listed below
Sorting:
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆1,119Jan 22, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- ☆650Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- ☆87Jan 30, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- RISC-V Verification Interface☆141Jan 28, 2026Updated 2 weeks ago
- ☆367Sep 12, 2025Updated 5 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 10 months ago
- ☆51Jan 9, 2026Updated last month
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆194Dec 14, 2023Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Feb 6, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Sail RISC-V model☆667Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,020Updated this week
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆136Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago