Nix template for the chisel-based industrial designing flows.
☆52Apr 23, 2025Updated 10 months ago
Alternatives and similar repositories for chisel-nix
Users that are interested in chisel-nix are comparing it to the libraries listed below
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆67Updated this week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆311Feb 6, 2026Updated 3 weeks ago
- ☆36Jul 22, 2025Updated 7 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Diff nix build logs with less clutter☆14Nov 7, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Microarchitecture diagrams of several CPUs☆46Feb 13, 2026Updated 2 weeks ago
- ☆42Dec 5, 2025Updated 2 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Subscribe to updates from people you follow, from any platform to any platform☆14Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- ☆30Jan 23, 2025Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆21May 26, 2025Updated 9 months ago
- ☆78Oct 29, 2024Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 5 months ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year