chipsalliance / chisel-nixLinks
Nix template for the chisel-based industrial designing flows.
☆46Updated 5 months ago
Alternatives and similar repositories for chisel-nix
Users that are interested in chisel-nix are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆20Updated last month
- ☆11Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆54Updated last week
- ☆40Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆55Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- A riscv emulator.☆19Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- 本项目已被合并至官方Chiplab中☆12Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Open-source non-blocking L2 cache☆49Updated last week
- chipyard in mill :P☆77Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated 9 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- Xiangshan deterministic workloads generator☆20Updated 4 months ago
- The 'missing header' for Chisel☆21Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated last week
- Open-source high-performance non-blocking cache☆89Updated 3 weeks ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Open source high performance IEEE-754 floating unit☆84Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year