chipsalliance / chisel-nixLinks
Nix template for the chisel-based industrial designing flows.
☆48Updated 6 months ago
Alternatives and similar repositories for chisel-nix
Users that are interested in chisel-nix are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- ☆62Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 weeks ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- 给NEMU移植Linux Kernel!☆21Updated 4 months ago
- ☆41Updated 4 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 9 months ago
- ☆11Updated 8 months ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆86Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- chipyard in mill :P☆77Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated 10 months ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- Open-source high-performance non-blocking cache☆90Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated last year
- A riscv emulator.☆19Updated last year
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Pick your favorite language to verify your chip.☆70Updated this week
- Modern co-simulation framework for RISC-V CPUs☆159Updated 2 weeks ago