This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
☆74Oct 29, 2026Updated last week
Alternatives and similar repositories for riscv-smmtt
Users that are interested in riscv-smmtt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The RISC-V External Debug Security Specification☆20Updated this week
- RISC-V Confidential VM Extension☆20Jan 14, 2026Updated 9 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆36Updated this week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆73Jul 16, 2026Updated 3 months ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆43Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆18Oct 21, 2026Updated 2 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆98Oct 5, 2026Updated last month
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆16Aug 12, 2026Updated 2 months ago
- ☆23Jun 23, 2023Updated 3 years ago
- Risc-V hypervisor for TEE development☆135Jan 14, 2026Updated 9 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆126Updated this week
- RISC-V Security Model☆39Oct 23, 2026Updated 2 weeks ago
- RISC-V IOMMU Specification☆172Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated 2 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Updated this week
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆27Updated this week
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆25Oct 29, 2026Updated last week
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- High Assurance Cryptography☆20Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆47Nov 24, 2025Updated 11 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Demo host and enclave applications exercising most functionality.☆33Jun 12, 2023Updated 3 years ago
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆221Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆43Jun 5, 2023Updated 3 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 9 months ago
- Reference implementation of RPMI specification as a library.☆18Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆76Jul 19, 2024Updated 2 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆38Aug 6, 2022Updated 4 years ago
- ☆109Jul 20, 2026Updated 3 months ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆25Updated this week
- RISC-V Processor Trace Specification☆225Updated this week
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- ☆15Apr 28, 2026Updated 6 months ago