Alternatives and similar repositories for riscv-smmtt:

Users that are interested in riscv-smmtt are comparing it to the libraries listed below

• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 2 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆37Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆112Updated this week
• riscv-non-isa / riscv-semihosting
  ☆28Updated last month
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆38Updated 2 months ago
• riscv-non-isa / iopmp-spec
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆27Updated this week
• riscv / riscv-aia
  ☆87Updated 3 weeks ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆90Updated last week
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆88Updated this week
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆30Updated 11 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆19Updated last week
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆15Updated this week
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆20Updated last month
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆19Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆112Updated last year
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• antmicro / rowhammer-tester
  ☆60Updated 2 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆64Updated 3 weeks ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆52Updated this week
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆30Updated 11 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆36Updated last week
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 4 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆65Updated last week