riscv-mcu / e203_hbirdv2
The Ultra-Low Power RISC-V Core
☆1,395Updated 4 months ago
Alternatives and similar repositories for e203_hbirdv2:
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
- Must-have verilog systemverilog modules☆1,711Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,215Updated 7 months ago
- Verilog AXI components for FPGA implementation☆1,608Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,198Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,662Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,008Updated 5 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆897Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,353Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆936Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,009Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,742Updated this week
- Random instruction generator for RISC-V processor verification☆1,063Updated last week
- Verilog PCI express components☆1,207Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,468Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆859Updated 3 years ago
- Digital Design with Chisel☆801Updated last week
- VeeR EH1 core☆845Updated last year
- educational microarchitectures for risc-v isa☆700Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,806Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,274Updated 7 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆896Updated 3 months ago
- Various HDL (Verilog) IP Cores☆734Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆559Updated 6 months ago
- chisel tutorial exercises and answers☆710Updated 3 years ago
- ☆937Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,150Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆775Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,659Updated this week
- Documentation for XiangShan☆400Updated last week
- Verilog library for ASIC and FPGA designers☆1,246Updated 9 months ago