Alternatives and similar repositories for e203_hbirdv2

Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below

• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,864Updated 3 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,556Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,336Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,000Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,396Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,841Updated 8 months ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,771Updated 4 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,118Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,133Updated 5 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,070Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,449Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆899Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,657Updated last month
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,186Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,025Updated last week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆757Updated last year
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆939Updated 11 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆902Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆850Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,751Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆869Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated this week
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆365Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆654Updated 8 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,997Updated 6 months ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆419Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,349Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆599Updated last year