The Ultra-Low Power RISC-V Core
☆1,941Sep 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆180Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Open-source high-performance RISC-V processor☆7,317Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU Core (RV32IM)☆1,804Sep 18, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,480Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,027Dec 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- A very simple and easy to understand RISC-V core.☆1,548Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- Rocket Chip Generator☆3,886Sep 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,113Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Oct 8, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,593Sep 16, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆958Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- AMBA bus lecture material☆558Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,189Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- ☆2,320Updated this week
- GNU toolchain for RISC-V, including GCC☆4,643Aug 27, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆641Oct 10, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,015Updated this week
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,795May 15, 2022Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆331Sep 15, 2026Updated last month