riscv-mcu / e203_hbirdv2View external linksLinks
The Ultra-Low Power RISC-V Core
☆1,733Aug 6, 2025Updated 6 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆170Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆6,873Updated this week
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Feb 10, 2026Updated last week
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- A very simple and easy to understand RISC-V core.☆1,387Nov 9, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Feb 10, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Sep 17, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,023Mar 2, 2022Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- GNU toolchain for RISC-V, including GCC☆4,364Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆563Oct 10, 2021Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Updated this week