riscv-mcu / e203_hbirdv2Links
The Ultra-Low Power RISC-V Core
☆1,524Updated 8 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,746Updated 3 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,310Updated this week
- Must-have verilog systemverilog modules☆1,797Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,729Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,877Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,570Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,082Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,045Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆813Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,549Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆920Updated 7 months ago
- Digital Design with Chisel☆842Updated last month
- VeeR EH1 core☆884Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- Documentation for XiangShan☆417Updated this week
- Verilog PCI express components☆1,359Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,925Updated last month
- chisel tutorial exercises and answers☆730Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- Verilog I2C interface for FPGA implementation☆623Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,808Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- The RIFFA development repository☆836Updated last year