riscv-mcu / e203_hbirdv2
The Ultra-Low Power RISC-V Core
☆1,451Updated 5 months ago
Alternatives and similar repositories for e203_hbirdv2:
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
- Verilog AXI components for FPGA implementation☆1,659Updated last month
- OpenXuantie - OpenC910 Core☆1,248Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,246Updated last week
- 32-bit Superscalar RISC-V CPU☆975Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,405Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,033Updated last month
- Must-have verilog systemverilog modules☆1,750Updated 4 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,696Updated 4 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆921Updated last week
- VeeR EH1 core☆865Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,507Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,020Updated 6 months ago
- Random instruction generator for RISC-V processor verification☆1,084Updated last month
- Verilog PCI express components☆1,254Updated 11 months ago
- Various HDL (Verilog) IP Cores☆766Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆868Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆904Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,800Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,161Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,854Updated 2 weeks ago
- Digital Design with Chisel☆820Updated this week
- Verilog AXI stream components for FPGA implementation☆793Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,709Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆567Updated 7 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆565Updated 7 months ago
- A small, light weight, RISC CPU soft core☆1,371Updated last month
- Common SystemVerilog components☆595Updated 2 weeks ago
- Documentation for XiangShan☆408Updated this week
- Verilog library for ASIC and FPGA designers☆1,266Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,387Updated 9 months ago