The Ultra-Low Power RISC-V Core
☆1,787Aug 6, 2025Updated 7 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆170Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,678Sep 18, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Open-source high-performance RISC-V processor☆6,915Updated this week
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- A very simple and easy to understand RISC-V core.☆1,441Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,942Mar 12, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,401Jun 28, 2024Updated last year
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆877Mar 16, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,116Mar 11, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,194Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- AMBA bus lecture material☆522Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,515Jan 14, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,037Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,416Updated this week
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- RISC-V CPU Core☆419Jun 24, 2025Updated 9 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆579Oct 10, 2021Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,343May 15, 2022Updated 3 years ago
- OpenXuantie - OpenE902 Core☆172Jun 28, 2024Updated last year