The Ultra-Low Power RISC-V Core
☆1,748Aug 6, 2025Updated 7 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆173Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- A very simple and easy to understand RISC-V core.☆1,408Nov 9, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆321Updated this week