The Ultra-Low Power RISC-V Core
☆1,806Aug 6, 2025Updated 8 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,835Mar 24, 2021Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆173Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,698Sep 18, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source high-performance RISC-V processor☆6,970Updated this week
- IC design and development should be faster，simpler and more reliable☆1,989Dec 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- A very simple and easy to understand RISC-V core.☆1,457Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆886Apr 12, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,219Apr 1, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,519Jan 14, 2026Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,053Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆606Aug 9, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,448Apr 5, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated last month
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆586Oct 10, 2021Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated 2 weeks ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,379May 15, 2022Updated 3 years ago
- OpenXuantie - OpenE902 Core☆175Jun 28, 2024Updated last year