Alternatives and similar repositories for e203_hbirdv2

Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below

• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆971Updated 2 weeks ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,806Updated 3 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,288Updated last year
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,739Updated 4 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,499Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,321Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,765Updated 4 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,061Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,050Updated 10 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆893Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,581Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,090Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,905Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,136Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆817Updated 4 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,377Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆848Updated 2 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆924Updated 8 months ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆742Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,581Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,934Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆584Updated 11 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆587Updated 7 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆418Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,817Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆625Updated 4 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆716Updated 4 months ago
• XUANTIE-RV / wujian100_open
  IC design and development should be faster，simpler and more reliable
  ☆1,964Updated 3 years ago