riscv-mcu / e203_hbirdv2
The Ultra-Low Power RISC-V Core
☆1,470Updated 6 months ago
Alternatives and similar repositories for e203_hbirdv2:
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
- RISC-V CPU Core (RV32IM)☆1,422Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆997Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,260Updated 9 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,706Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,692Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,514Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,256Updated 2 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆932Updated last week
- Must-have verilog systemverilog modules☆1,761Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,027Updated 7 months ago
- VeeR EH1 core☆869Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,049Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,822Updated this week
- Verilog PCI express components☆1,266Updated 11 months ago
- RISC-V Cores, SoC platforms and SoCs☆871Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,097Updated 2 months ago
- educational microarchitectures for risc-v isa☆712Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆907Updated 5 months ago
- Various HDL (Verilog) IP Cores☆776Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,430Updated 9 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,865Updated 2 weeks ago
- Digital Design with Chisel☆826Updated 2 weeks ago
- chisel tutorial exercises and answers☆720Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,732Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆570Updated 8 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆154Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,160Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,275Updated 11 months ago
- Scala based HDL☆1,772Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 4 months ago