The Ultra-Low Power RISC-V Core
☆1,908Aug 6, 2025Updated last year
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆178Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,239Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,379Jul 31, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU Core (RV32IM)☆1,782Sep 18, 2021Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆2,015Dec 31, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- A very simple and easy to understand RISC-V core.☆1,514Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,242Aug 31, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,682Aug 27, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,035Aug 31, 2026Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,229Updated this week
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,379Aug 19, 2026Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- AMBA bus lecture material☆552Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated 2 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,147Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,776Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆2,238Updated this week
- GNU toolchain for RISC-V, including GCC☆4,600Aug 27, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,880Aug 25, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,907Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆629Oct 10, 2021Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,686May 15, 2022Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week