The Ultra-Low Power RISC-V Core
☆1,899Aug 6, 2025Updated last year
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆178Dec 5, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,195Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V CPU Core (RV32IM)☆1,765Sep 18, 2021Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,464Jun 28, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- A very simple and easy to understand RISC-V core.☆1,509Nov 9, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆2,008Mar 12, 2026Updated 5 months ago
- Rocket Chip Generator☆3,846Jun 2, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,014Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,218Updated this week
- A small, light weight, RISC CPU soft core☆1,574Dec 8, 2025Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,357Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆939Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AMBA bus lecture material☆548Jan 21, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,545Jun 5, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,137Mar 2, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆2,210Updated this week
- GNU toolchain for RISC-V, including GCC☆4,585Updated this week
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,853Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆624Oct 10, 2021Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,635May 15, 2022Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆323Updated this week
- 数字IC相关资料☆1,568Jul 1, 2025Updated last year