riscv-mcu / e203_hbirdv2Links
The Ultra-Low Power RISC-V Core
☆1,621Updated 2 months ago
Alternatives and similar repositories for e203_hbirdv2
Users that are interested in e203_hbirdv2 are comparing it to the libraries listed below
Sorting:
- RISC-V CPU Core (RV32IM)☆1,547Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,328Updated last year
- Must-have verilog systemverilog modules☆1,850Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆995Updated last month
- 32-bit Superscalar RISC-V CPU☆1,102Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,765Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,823Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,383Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,065Updated last year
- Random instruction generator for RISC-V processor verification☆1,174Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,120Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- Verilog PCI express components☆1,438Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,636Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,986Updated this week
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- Digital Design with Chisel☆861Updated last week
- VeeR EH1 core☆899Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,702Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆363Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,165Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- Verilog I2C interface for FPGA implementation☆646Updated 7 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,888Updated 3 months ago
- HDLBits website practices & solutions☆752Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,978Updated 5 months ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Documentation for XiangShan☆426Updated last week
- The RIFFA development repository☆848Updated last year