帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
☆5,273May 15, 2022Updated 3 years ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below
Sorting:
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆736Apr 21, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- HDLBits website practices & solutions☆778Dec 27, 2023Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆785Sep 14, 2023Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆761Aug 21, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- ☆229Mar 21, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- 在vscode上的数字设计开发插件☆393Jan 27, 2023Updated 3 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆582Jun 18, 2018Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Jul 16, 2023Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆151Dec 8, 2019Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆365May 2, 2023Updated 2 years ago
- HDL libraries and projects☆1,861Feb 27, 2026Updated last week
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆578Feb 19, 2021Updated 5 years ago
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago
- An open source library for image processing on FPGA.☆624Jun 16, 2015Updated 10 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆260Nov 7, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,885Updated this week
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆293Aug 16, 2018Updated 7 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Feb 14, 2022Updated 4 years ago
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆603Sep 15, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago