LeiWang1999 / FPGA
帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目
☆4,266Updated 2 years ago
Alternatives and similar repositories for FPGA:
Users that are interested in FPGA are comparing it to the libraries listed below
- 数字IC相关资料☆1,037Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆489Updated last year
- HDLBits website practices & solutions☆701Updated last year
- Must-have verilog systemverilog modules☆1,691Updated 2 months ago
- 中文版 Parallel Programming for FPGAs☆714Updated 4 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆511Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆434Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆806Updated 5 months ago
- A very simple and easy to understand RISC-V core.☆1,148Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆287Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆515Updated 6 years ago
- 在vscode上的数字设计开发插件☆344Updated last year
- All in one vscode plugin for HDL development☆444Updated this week
- The Ultra-Low Power RISC-V Core☆1,363Updated 3 months ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆743Updated 5 years ago
- 一步一步写MIPS CPU☆775Updated 3 years ago
- ☆212Updated 3 years ago
- 数字IC设计 学习笔记☆124Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆181Updated 2 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,649Updated 3 years ago
- An open source library for image processing on FPGA.☆566Updated 9 years ago
- Verilog AXI components for FPGA implementation☆1,583Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆336Updated last year
- FPGA project☆203Updated 2 years ago
- HDL libraries and projects☆1,568Updated this week
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆131Updated 5 years ago
- FPGA的学习路线与书籍整理☆31Updated last year
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆23Updated last year
- Python Productivity for ZYNQ☆2,026Updated 3 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆544Updated last year