riscv-mcu / hbird-sdkView external linksLinks
OpenSource HummingBird RISC-V Software Development Kit
☆170Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for hbird-sdk
Users that are interested in hbird-sdk are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆114Mar 24, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- Nuclei RISC-V Software Development Kit☆156Feb 6, 2026Updated last week
- ☆18Jun 19, 2018Updated 7 years ago
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 6 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆539Nov 26, 2024Updated last year
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆123Nov 12, 2025Updated 3 months ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 5 years ago
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- Nuclei Microcontroller Software Interface Standard Development Repo☆82Dec 25, 2025Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- Fork of OpenOCD that has RISC-V support☆508Oct 9, 2025Updated 4 months ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆28Jun 2, 2024Updated last year
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆17Jul 12, 2024Updated last year
- ☆64Sep 23, 2022Updated 3 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆428Sep 14, 2023Updated 2 years ago
- ☆101Aug 19, 2025Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated 2 weeks ago
- LoPy code (MicroPython on ESP32 module)☆11Jan 25, 2017Updated 9 years ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆12Feb 15, 2012Updated 14 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago