riscv-mcu / hbird-sdkLinks
OpenSource HummingBird RISC-V Software Development Kit
☆157Updated last year
Alternatives and similar repositories for hbird-sdk
Users that are interested in hbird-sdk are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- ☆141Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Basic RISC-V Test SoC☆125Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- ☆145Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 2 weeks ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- LicheeTang 蜂鸟E203 Core☆195Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- Verilog UART☆165Updated 11 years ago
- commit rtl and build cosim env☆35Updated last year
- OpenXuantie - OpenC906 Core☆355Updated 11 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆208Updated last year
- Cortex M0 based SoC☆73Updated 3 years ago
- ☆86Updated 2 months ago