riscv-mcu / hbird-sdkLinks
OpenSource HummingBird RISC-V Software Development Kit
☆164Updated last year
Alternatives and similar repositories for hbird-sdk
Users that are interested in hbird-sdk are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆156Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- ☆144Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- OpenXuantie - OpenE906 Core☆140Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- AXI协议规范中文翻译 版☆163Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- ☆95Updated last month
- ☆149Updated 3 weeks ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- commit rtl and build cosim env☆36Updated last year
- ☆65Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- ☆44Updated 3 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- ☆195Updated 3 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- AHB3-Lite Interconnect☆93Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago