riscv-mcu / hbird-sdk
OpenSource HummingBird RISC-V Software Development Kit
☆153Updated last year
Alternatives and similar repositories for hbird-sdk:
Users that are interested in hbird-sdk are comparing it to the libraries listed below
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- OpenXuantie - OpenE902 Core☆142Updated 9 months ago
- OpenXuantie - OpenE906 Core☆138Updated 9 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- ☆141Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 10 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- ☆142Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- Vivado诸多IP,包括图像处理等☆198Updated 8 months ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- SystemC/TLM-2.0 Co-simulation framework☆238Updated 5 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Various HDL (Verilog) IP Cores☆760Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆57Updated 3 years ago
- OpenXuantie - OpenC906 Core☆344Updated 9 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆171Updated last year
- LicheeTang 蜂鸟E203 Core☆191Updated 5 years ago
- ☆64Updated 2 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago