OpenSource HummingBird RISC-V Software Development Kit
☆173Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for hbird-sdk
Users that are interested in hbird-sdk are comparing it to the libraries listed below
Sorting:
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Nuclei RISC-V Software Development Kit☆157Feb 28, 2026Updated last week
- ☆18Jun 19, 2018Updated 7 years ago
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 6 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆540Nov 26, 2024Updated last year
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆18May 27, 2025Updated 9 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆123Nov 12, 2025Updated 3 months ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 5 years ago
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- Nuclei Microcontroller Software Interface Standard Development Repo☆83Dec 25, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆29Jun 2, 2024Updated last year
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆64Sep 23, 2022Updated 3 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- ☆102Aug 19, 2025Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Cachebench, with hacks to make it run on SmartOS / x86.☆12Feb 15, 2012Updated 14 years ago
- Tencent IOT SDK for rt-thread Package 是基于腾讯云物联网开发平台（IoT Explorer）设备端 SDK在RThread环境开发的软件包，配合平台对设备数据模板化的定义，实现和云端基于数据模板协议的数据交互框架，开发者基于IoT_Ex…☆10Jul 8, 2025Updated 8 months ago
- Semantic-Segmantation-based-Dynamic-Robust-SLAM☆12Jul 15, 2019Updated 6 years ago