AMBA bus lecture material
☆534Jan 21, 2020Updated 6 years ago
Alternatives and similar repositories for AMBA_AXI_AHB_APB
Users that are interested in AMBA_AXI_AHB_APB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆141May 14, 2021Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆198Jul 23, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Verification IP for APB protocol☆79Dec 18, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 11 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆80Oct 7, 2022Updated 3 years ago
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆601Oct 10, 2021Updated 4 years ago
- AHB DMA 32 / 64 bits☆62Jul 17, 2014Updated 11 years ago
- ☆29May 11, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IC design and development should be faster，simpler and more reliable☆1,999Dec 31, 2021Updated 4 years ago
- ☆82Jan 19, 2016Updated 10 years ago
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- ☆18Apr 5, 2015Updated 11 years ago
- AXI总线连接器☆107Mar 26, 2020Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆110May 8, 2026Updated last month
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VIP for AXI Protocol☆179May 24, 2022Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago
- UVM AHB VIP☆100Sep 13, 2025Updated 9 months ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆137Nov 29, 2017Updated 8 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆42Jun 27, 2021Updated 4 years ago