AMBA bus lecture material
☆554Jan 21, 2020Updated 6 years ago
Alternatives and similar repositories for AMBA_AXI_AHB_APB
Users that are interested in AMBA_AXI_AHB_APB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆149May 14, 2021Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- Verilog AXI components for FPGA implementation☆2,143Feb 27, 2025Updated last year
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- AMBA AXI VIP☆478Jun 28, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,705Sep 17, 2026Updated last week
- Verification IP for APB protocol☆82Dec 18, 2020Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆84Oct 7, 2022Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- AXI DMA 32 / 64 bits☆128Jul 17, 2014Updated 12 years ago
- Verilog PCI express components☆1,659Apr 26, 2024Updated 2 years ago
- ☆38Aug 12, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆634Oct 10, 2021Updated 4 years ago
- AHB DMA 32 / 64 bits☆64Jul 17, 2014Updated 12 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- ☆30May 11, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,923Aug 6, 2025Updated last year
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 3 months ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆84Jan 19, 2016Updated 10 years ago
- IC design and development should be faster，simpler and more reliable☆2,020Dec 31, 2021Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- AXI总线连接器☆110Mar 26, 2020Updated 6 years ago
- Must-have verilog systemverilog modules☆2,020Mar 12, 2026Updated 6 months ago
- ☆18Apr 5, 2015Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆114May 8, 2026Updated 4 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- UVM AHB VIP☆104Sep 13, 2025Updated last year
- ☆58Jun 19, 2021Updated 5 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 9 months ago
- SPI interface connect to APB BUS with Verilog HDL☆43Jun 27, 2021Updated 5 years ago