adki / AMBA_AXI_AHB_APB
AMBA bus lecture material
☆410Updated 5 years ago
Alternatives and similar repositories for AMBA_AXI_AHB_APB:
Users that are interested in AMBA_AXI_AHB_APB are comparing it to the libraries listed below
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- AMBA AXI VIP☆385Updated 8 months ago
- Awesome ASIC design verification☆286Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆165Updated 6 years ago
- uvm AXI BFM(bus functional model)☆239Updated 11 years ago
- Reference examples and short projects using UVM Methodology☆259Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- This is the main repository for all the examples for the book Practical UVM☆183Updated 4 years ago
- automatic-verilog based on vimscript☆253Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆513Updated 3 years ago
- 数字IC秋招项目、手撕代码☆34Updated 10 months ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- Implementation of CNN using Verilog☆207Updated 7 years ago
- Verilog AXI stream components for FPGA implementation☆789Updated 2 weeks ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆111Updated 7 years ago
- VIP for AXI Protocol☆122Updated 2 years ago
- AXI interface modules for Cocotb☆242Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆79Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- Vivado诸多IP,包括图像处理等☆193Updated 7 months ago
- AXI总线连接器☆95Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆181Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- training labs and examples☆414Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- AXI协议规范中文翻译版☆140Updated 2 years ago
- UVM examples and projects☆125Updated 6 years ago