adki / AMBA_AXI_AHB_APB
AMBA bus lecture material
☆414Updated 5 years ago
Alternatives and similar repositories for AMBA_AXI_AHB_APB:
Users that are interested in AMBA_AXI_AHB_APB are comparing it to the libraries listed below
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- Awesome ASIC design verification☆289Updated 3 years ago
- AMBA AXI VIP☆387Updated 8 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆166Updated 6 years ago
- uvm AXI BFM(bus functional model)☆241Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- Reference examples and short projects using UVM Methodology☆260Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 10 months ago
- This is the main repository for all the examples for the book Practical UVM☆183Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- automatic-verilog based on vimscript☆257Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆517Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆82Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆197Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆183Updated 7 years ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- VIP for AXI Protocol☆123Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆112Updated 7 years ago
- Implementation of CNN using Verilog☆209Updated 7 years ago
- AXI总线连接器☆96Updated 5 years ago
- training labs and examples☆416Updated 2 years ago
- UVM examples and projects☆126Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆139Updated 6 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 2 months ago
- The UVM written in Python☆415Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,242Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- 数字IC设计 学习笔记☆129Updated 3 years ago